HYB18T256400AF(L) HYB18T256800AF(L) HYB18T256160AF(L)

256-Mbit DDR2 SDRAM
DDR2 SDRAM
RoHS Compliant Products



Qimonda



HYB18T25	HYB18T256400AF(L), HYB18T256800AF(L), HYB18T256160AF(L)						
Revision History: 2007-01, Rev. 1.41							
Page	Page Subjects (major changes since last revision)						
All	Qimonda update						
All	Adapted internet edition						
Previous F	Revision: 2005-07, Rev. 1.4						
	Added low-power components HYB18T256[40/80/16]0AFL-3.7						
	Added DDR2-800 5-5-5 components						
92	Updated $I_{\rm DD}$ Currents ($I_{\rm DD2P},I_{\rm DD3P1},I_{\rm DD6}$)						
Chapter 2	Updated Pin Configuration - various editorial changes on notes						
Previous F	Previous Revision: 2005-07, Rev. 1.3						

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter gives an overview of the 256-Mbit DDR2 SDRAM product family and describes its main characteristics.

1.1 Features

The 256-Mbit DDR2 SDRAM offers the following key features:

- 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18) compatible I/O
- DRAM organisations with 4, 8 data in/outputs
- Double Data Rate architecture: two data transfers per clock cycle, four internal banks for concurrent operation
- CAS Latency: 3, 4
- · Burst Length: 4 and 8
- Differential clock inputs (CK and CK)
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- · DLL aligns DQ and DQS transitions with clock
- DQS can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS

- · Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
- · Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8 μs at a $T_{\rm CASE}$ lower than 85 °C, 3.9 μs between 85 °C and 95 °C
- · High Temperature Self Refresh Mode is supported
- · Full and reduced Strength Data-Output Drivers
- · 1KByte page size
- · Lead-free Packages: P-TFBGA-60
- RoHS Compliant Products¹⁾

TABLE 1 Performance tables for -2 5(F)

				Performance tables for -	·2.5(F)
Product Type Speed Co	ode		-2.5F	-2.5	Unit
Speed Grade			DDR2-800D 5-5-5	DDR2-800E 6-6-6	_
Max. Clock Frequency	@CL6	$f_{\rm CK6}$	400	400	MHz
	@CL5	$f_{ m CK5}$	400	333	MHz
	@CL4 f		266	266	MHz
	@CL3	f_{CK3}	200	200	MHz
Min. RAS-CAS-Delay t_{RCD}			12.5	15	ns
Min. Row Precharge Time t_{RP}			12.5	15	ns
Min. Row Active Time t_{RAS}			45	45	ns
Min. Row Cycle Time		t_{RC}	57.5	60	ns

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



	_	_
 _	_	-,
		_
.		

i citotilianoc tabic for	0(0)
s	Unit
DR2-667D 5-5-5	_
3	MHz
0	N 41 1-

Performance table for -3(S)

Product Type Speed Code Speed Grade			-3	-3 S	Unit
			DDR2-667C 4-4-4	DDR2-667D 5-5-5	_
Max. Clock Frequency @CL5		f_{CK5}	333	333	MHz
	@CL4	f_{CK4}	333	266	MHz
	@CL3	f_{CK3}	200	200	MHz
Min. RAS-CAS-Delay t_{RCD}			12	15	ns
Min. Row Precharge Time t_{RP}			12	15	ns
Min. Row Active Time t_{RAS}			45	45	ns
Min. Row Cycle Time		t_{RC}	57	60	ns

			High Performance	ce for DDR2-400B and L	JDK2-533C
Product Type Speed Code			-3.7	- 5	Unit
Speed Grade			DDR2-533C 4-4-4	DDR2-400B 3-3-3	_
max. Clock Frequency	@CL5	$f_{\rm CK5}$	266	200	MHz
	@CL4	$f_{\rm CK4}$	266	200	MHz
	@CL3	f_{CK3}	200	200	MHz
min. RAS-CAS-Delay	min. RAS-CAS-Delay $t_{\sf RCD}$			15	ns
min. Row Precharge Time t_{RP}			15	15	ns
min. Row Active Time t_{RAS}			45	40	ns
min. Row Cycle Time $t_{\rm RC}$			60	55	ns

1.2 Description

The 256-Mbit DDR2 DRAM is a high-speed Double-Data-Rate-Two **CMOS** Synchronous DRAM device containing268,435,456 bits and internally configured as a quad-bank DRAM. The 256-Mbit device is organized as either 16 Mbit \times 4 I/O \times 4 banks, 8 Mbit \times 8 I/O \times 4 banks or 4 Mbit \times 16 I/O \times 4 banks chip. These synchronous devices achieve high speed transfer rates starting at 400 Mbit/sec/pin for general applications. See Table 1, Table 2 and Table 3 for performance figures.

The device is designed to comply with all DDR2 DRAM key features.

- 1. posted CAS with additive latency,
- 2. write latency = read latency 1,
- 3. normal and weak strength data-output driver,
- 4. Off-Chip Driver (OCD) impedance adjustment

5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a single ended DQS or differential DQS-DQS pair in a source synchronous fashion.

A 15 bit address bus is used to convey row, column and bank address information.

The DDR2 device operates with a 1.8 V \pm 0.1 V power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The DDR2 SDRAM is available in P-TFBGA package.



1.3 Ordering Information

This chapter contains the ordering information.



							TABLE 4
			Orde	ering Info	ormation for RoHS	S compli	ant products
Part Number	Org.	Speed	CAS ¹⁾ RCD ²⁾ RP ³⁾ Latencies	Clock (MHz)	CAS ¹⁾ RCD ²⁾ RP ³⁾ Latencies	Clock (MHz)	Package
HYB18T256400AF-2.5	×4	DDR2-800	6–6–6	400	5–5–5	333	P-TFBGA-60
HYB18T256800AF-2.5	×8						
HYB18T256160AF-2.5	×16						P-TFBGA-84
HYB18T256400AF-25F	×4		5–5–5	400	4-4-4	333	P-TFBGA-60
HYB18T256800AF-25F	×8						
HYB18T256160AF-25F	×16						P-TFBGA-84
HYB18T256400AF-3	×4	DDR2-667	4-4-4	333	3–3–3	200	P-TFBGA-60
HYB18T256800AF-3	×8						
HYB18T256160AF-3	×16						P-TFBGA-84
HYB18T256400AF-3S	×4		5–5–5	333	4-4-4	266	P-TFBGA-60
HYB18T256800AF-3S	×8						
HYB18T256160AF-3S	×16						P-TFBGA-84
HYB18T256400AF-3.7	×4	DDR2-533	4-4-4	266	3–3–3	200	P-TFBGA-60
HYB18T256800AF-3.7	×8						
HYB18T256160AF-3.7	×16						P-TFBGA-84
HYB18T256400AFL-3.7	×4		4-4-4	266	3–3–3	200	P-TFBGA-60
HYB18T256800AFL-3.7	×8						
HYB18T256160AFL-3.7	×16						P-TFBGA-84
HYB18T256400AF-5	×4	DDR2-400	3–3–3	200	_		P-TFBGA-60
HYB18T256800AF-5	×8						
HYB18T256160AF-5	×16						P-TFBGA-84

¹⁾ CAS: Column Adress Strobe

Note: For product nomenclature see Chapter 9 of this data sheet

²⁾ RCD: Row Column Delay

³⁾ RP: Row Precharge



2 Pin Configuration

The pin configuration of a DDR2 SDRAM is listed by function in **Table 5**. The abbreviations used in the Pin# and Buffer Type columns are explained in **Table 6** and **Table 7** respectively. The pin numbering for the FBGA package is depicted in **Figure 1** for \times 4, **Figure 2** for \times 8 and **Figure 3** for \times 16.

				TABLE 5
				Pin Configuration of DDR2 SDRAM
Pin#	Name	Pin Type	Buffer Type	Function
Clock Sign	nals ×4/×8 Orga	anization		
E8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
F8	CK	I	SSTL	
F2	CKE	I	SSTL	Clock Enable
Clock Sigr	nals ×16 Organ	ization		
J8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
K8	CK	I	SSTL	Note: See functional description in x4/x8 organization
K2	CKE	I	SSTL	Clock Enable
				Note: See functional description in x4/x8 organization
Control Si	gnals ×4/×8 Or	ganizatio	ns	
F7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write
G7	CAS	I	SSTL	Enable (WE)
F3	WE	I	SSTL	
G8	CS	I	SSTL	Chip Select
Control Si	gnals ×16 Orga	anization		
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write
L7	CAS	I	SSTL	Enable (WE)
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select
Address S	ignals ×4/×8 O	rganizatio	ons	•
G2	BA0	I	SSTL	Bank Address Bus 1:0
G3	BA1	I	SSTL	



Pin#	Name	Pin Type	Buffer Type	Function
H8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
H3	A1	ı	SSTL	
H7	A2	I	SSTL	
J2	A3	I	SSTL	
J8	A4	I	SSTL	
J3	A5	I	SSTL	
J7	A6	I	SSTL	
K2	A7	I	SSTL	
K8	A8	I	SSTL	
K3	A9	I	SSTL	
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	ı	SSTL	
L2	A12	I.	SSTL	
L8	A13	I	SSTL	Address Signal 13
				Note: 256 Mbit components
	NC	_	_	
Address Sig	ınals ×16 Org	anization		
L2	BA0	I	SSTL	Bank Address Bus 1:0
L3	BA1	I	SSTL	
L1	NC	_	_	
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	
Data Signals	s ×4/×8 Orgai	nizations		
C8	DQ0	I/O	SSTL	Data Signal 3:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	



Pin#	Name	Pin Type	Buffer Type	Function
Data Signals ×8	⊔ 8 Organizat	ion		
C8	DQ0	I/O	SSTL	Data Signal 7:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
D1	DQ4	I/O	SSTL	
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
Data Signals ×1	6 Organiza	ition	'	
G8	DQ0	I/O	SSTL	Data Signal 15:0
G2	DQ1	I/O	SSTL	
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
C8	DQ8	I/O	SSTL	
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe ×4/	×8 organis	ations		
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	
B3	RDQS	0	SSTL	Read Data Strobe
A2	RDQS	0	SSTL	
Data Strobe ×10	6 Organizat	tion		
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	UDQS	I/O	SSTL	
F7	LDQS	I/O	SSTL	Data Strobe Lower Byte
E8	LDQS	I/O	SSTL	
Data Mask ×4/×	8 Organiza	tions		
B3	DM	I	SSTL	Data Mask



Pin#	Name	Pin Type	Buffer Type	Function
Data Mask ×16	Organizatio	n	1	
B3	UDM	I	SSTL	Data Mask Upper/Lower Byte
F3	LDM	I	SSTL	
Power Supplies	×4/×8/×16	Organiza	tions	
A9,C1,C3,C7, C9	V_{DDQ}	PWR	_	I/O Driver Power Supply
A1	V_{DD}	PWR	_	Power Supply
A7,B2,B8,D2, D8	$V_{\rm SSQ}$	PWR	_	I/O Driver Power Supply
A3,E3	$V_{\rm SS}$	PWR	_	Power Supply
Power Supplies	×4/×8 Orga	anizations	S	
E2	V_{REF}	Al	_	I/O Reference Voltage
E1	V_{DDL}	PWR	_	Power Supply
E9,H9,L1	V_{DD}	PWR	_	Power Supply
E7	V_{SSDL}	PWR	_	Power Supply
J1,K9	$V_{\rm SS}$	PWR	_	Power Supply
Power Supplies	×16 Organ	ization		
J2	V_{REF}	Al	_	I/O Reference Voltage
E9, G1, G3, G7, G9	V_{DDQ}	PWR	_	I/O Driver Power Supply
J1	V_{DDL}	PWR	_	Power Supply
E1, J9, M9, R1	V_{DD}	PWR	_	Power Supply
E7, F2, F8, H2, H8	V_{SSQ}	PWR	_	I/O Driver Power Supply
J7	V_{SSDL}	PWR	_	Power Supply
A3, E3,J3,N1,P9	$V_{\rm SS}$	PWR	_	Power Supply
Not Connected	×4/×8 Orga	nizations		
A2, B1, B9, D1, D9,G1, L3,L7, L8	NC	NC	_	Not Connected
Not Connected	×16 Organi	zation		
A2, E2, L1, R3, R7, R8	NC	NC	_	Not Connected
Other Pins ×4/×	8 Organiza	tions		
F9	ODT	I	SSTL	On-Die Termination Control
Other Pins ×16	Organizatio	on		
K9	ODT	I	SSTL	On-Die Termination Control



TABLE 6

Abbreviations for Pin Type

	Abbieviations for i'm Type
Abbreviation	Description
1	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

TABLE 7

Abbreviations for Buffer Type

	Appreviations for Buffer Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



2.1 TFBGA Ball Out Diagrams

This chapter contains the TFBGA Ball Out Diagrams.

			P	in Con	figurati	ion foi	r v4 co	mnone	nte P	FIGURE 1 G-TFBGA-60 (top view)
				111 0011	iigurati		\ -	пропе	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	C-11 BOA-00 (top view)
	1	2	3	4	5	6	7	8	9	
	V_{DD}	NC	V_{SS}		Α		V_{SSQ}	DQS	V_{DDQ}	
	NC	V_{SSQ}	DM		В		DQS	V_{SSQ}	NC	
	V_{DDQ}	DQ1	V_{DDQ}		С		V_{DDQ}	DQ0	V_{DDQ}	
	NC	$V_{\rm SSQ}$	DQ3		D		DQ2	V_{SSQ}	NC	
	V_{DDL}	V_{REF}	$V_{\rm SS}$		Е		V _{SSDL}	СК	V_{DD}	
		CKE	WE		F		RAS	<u>ск</u>	ODT	
[1	NC, BA2	BA0	BA1		G		CAS	 cs		•
		A10/AP	A1		Н		A2	A0	V_{DD}	
	$V_{\rm SS}$	А3	A5		J		A6	A4		•
		A7	A9		K		A11	A8	$V_{\rm SS}$	
	V_{DD}	A12	NC		L		NC	NC, A13		•
	•								MPPT0020	0

- 1. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. $V_{\rm DDL}$ is connected to $V_{\rm DD}$ on the device. $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SSDL}$, $V_{\rm SS}$, and $V_{\rm SSQ}$ are isolated on the device.
- 2. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit



FIGURE 2 Pin Configuration for ×8 components, PG-TFBGA-60-24

1	2	3	4	5	6	7	8	9	
V_{DD}	NC, RDQS	$V_{\rm SS}$		Α		$V_{ m SSQ}$	DQS	V_{DDQ}	
DQ6	$V_{ m SSQ}$	DM/ RDQS		В		DQS	$V_{ m SSQ}$	DQ7	
V_{DDG}	DQ1	$V_{\mathtt{DDQ}}$		С		V_{DDQ}	DQ0	V_{DDQ}	
DQ4	$V_{ m SSQ}$	DQ3		D		DQ2	$V_{\rm SSQ}$	DQ5	
$V_{ extsf{DDL}}$	V_{REF}	$V_{\rm SS}$		Е		V _{SSDL}	СК	V_{DD}	
	CKE	WE		F		RAS	СK	ODT	
NC	BA0	BA1		G		CAS	CS		
	A10/AP	A1		Н		A2	A0	V_{DD}	
$V_{ extsf{SS}}$	A3	A5		J		A6	A4		
	A7	A9		K		A11	A8	V_{SS}	
V_{DD}	A12	NC		L		NC	NC,A13		
								MPPT0090)

- 1. RDQS / RDQS are enabled by EMRS(1) command.
- 2. If RDQS / \overline{RDQS} is enabled, the DM function is disabled
- 3. When enabled, RDQS & \overline{RDQS} are used as strobe signals during reads.
- 4. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. $V_{\rm DDL}$ is connected to $V_{\rm DD}$ on the device. $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SSDL}$, $V_{\rm SS}$, and $V_{\rm SSQ}$ are isolated on the device.
- 5. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit.



FIGURE 3 Pin Configuration for ×16 components. PG-TFBGA-84-8

1					1 111 00	mgara	tion for	×10 00	тропо
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	2	3	4	5	6	7	8	9
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{DD}	NC	$V_{\rm SS}$		Α		$V_{\rm SSQ}$	UDQS	V_{DDQ}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DQ14	$V_{\rm SSQ}$	UDM		В		UDQS	$V_{\rm SSQ}$	DQ15
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{DDQ}	DQ9	V_{DDQ}		С		V_{DDQ}	DQ8	V_{DDQ}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DQ12	$V_{\rm SSQ}$	DQ11		D		DQ10	$V_{\rm SSQ}$	DQ13
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{DD}	NC	V _{SS}		E		V_{SSQ}	LDQS	V_{DDQ}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DQ6	$V_{\rm SSQ}$	LDM		F		LDQS	$V_{\rm SSQ}$	DQ7
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{DDQ}	DQ1	V_{DDQ}		G		V_{DDQ}	DQ0	V_{DDQ}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DQ4	$V_{\rm SSQ}$	DQ3		Н		DQ2	$V_{\rm SSQ}$	DQ5
NC BA0 BA1 L $\overline{\text{CAS}}$ $\overline{\text{CS}}$ A10/AP A1 M A2 A0 V_{DD} V_{SS} A3 A5 N A6 A4 A7 A9 P A11 A8 V_{SS} V_{DD} A12 NC R NC NC	V_{DDL}	V_{REF}	$V_{\rm SS}$		J		VSSDL	СК	V_{DD}
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		CKE	WE		K		RAS	CK	ODT
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	NC	BA0	BA1		L		CAS	cs	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		A10/AP	A1		М		A2	A0	V_{DD}
$V_{ m DD}$ A12 NC R NC NC	$V_{\rm SS}$	А3	A5		N		A6	A4	
		A7	A9		Р		A11	A8	$V_{\rm SS}$
MPPT012	V_{DD}	A12	NC		R		NC	NC	
				•					MPPT012

- 1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
- LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
 V_{DDL} and V_{SSDL} are power and ground for the DLL. V_{DDL} is connected to V_{DD} on the device. V_{DD}, V_{DDQ}, V_{SSDL}, V_{SS}, and V_{SSQ} are isolated on the device.



2.2 256 Mbit DDR2 Addressing

This chapter contains the 256 Mbit DDR2 Addressing.

				ABLE 8
Configuration	64Mb x 4	32Mb x 8	16Mb x 16	Note
Bank Address	BA[1:0]	BA[1:0]	BA[1:0]	_
Number of Banks	4	4	4	_
Auto-Precharge	A10 / AP	A10 / AP	A10 / AP	_
Row Address	A[12:0]	A[12:0]	A[12:0]	_
Column Address	A11, A[9:0]	A[9:0]	A[8:0]	_
Number of Column Address Bits	11	10	10	1)
Number of I/Os	4	8	16	2)
Page Size [Bytes]	1024 (1K)	1024 (1K)	1024 (1K)	3)

¹⁾ Refered to as 'colbits'

 ²⁾ Refered to as 'org'
 3) PageSize = 2^{colbits} × org/8 [Bytes]


TABLE 9



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5] 256-Mbit DDR2 SDRAM

Mode Register Definition (BA[2:0] = 000B)

3 Functional Description



Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address [2]
			Note: BA2 not available on 256 Mbit and 512 Mbit components
			0 _B BA2 Bank Address
BA1	15	1	Bank Address [1]
			0 _B BA1 Bank Address
BA0	14		Bank Address [0]
			0 _B BA0 Bank Address
A13	13		Address Bus [13]
			Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
			0 _B A13 Address bit 13
PD	12	w	Active Power-Down Mode Select
			0 _B PD Fast exit
			1 _B PD Slow exit
WR	[11:9]	w	Write Recovery 2)

Note: All other bit combinations are illegal.

 $\begin{array}{ccc} 001_B & \text{WR } 2 \\ 010_B & \text{WR } 3 \\ 011_B & \text{WR } 4 \\ 100_B & \text{WR } 5 \\ 101_B & \text{WR } 6 \\ \end{array}$

DLL Reset

Test Mode

 0_{B}

1_B

 0_{B}

DLL No

DLL Yes

TM Normal Mode

TM Vendor specific test mode

DLL

TM

8

W



Field	Bits	Type ¹⁾	Description
CL	[6:4]	w	CAS Latency Note: All other bit combinations are illegal. 011 _B CL 3 100 _B CL 4 101 _B CL 5 110 _B CL 6 111 _B CL 7
ВТ	3	w	Burst Type 0 _B BT Sequential 1 _B BT Interleaved
BL	[2:0]	w	Burst Length Note: All other bit combinations are illegal. 010 _B BL 4 011 _B BL 8

¹⁾ w = write only register bits

Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: WR [cycles] $\geq t_{\text{WR}}$ (ns) $/ t_{\text{CK}}$ (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue t_{WR} timing WR_{MIN} is determined by $t_{\text{CK.MAX}}$ and WR_{MAX} is determined by $t_{\text{CK.MIN}}$.



BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	1	0	Q _{off}	RDQS	DQS	OC	D Prog	ram I	R _{tt}		AL		R_{tt}	DIC	DLL
reg. addr					W	W		W		W		W		W	W	W
															MPB	T0380

TABLE 10 Extended Mode Register Definition (BA[2:0] = 001B) **Field Bits** Type¹⁾ **Description** BA2 16 Bank Address [2] reg. addr. Note: BA2 not available on 256 Mbit and 512 Mbit components **BA2** Bank Address BA1 Bank Address [1] 15 **BA1** Bank Address Bank Address [0] BA0 14 **BA0** Bank Address A13 13 Address Bus [13] w Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration A13 Address bit 13 **Output Disable** Qoff 12 **QOff** Output buffers enabled **QOff** Output buffers disabled Read Data Strobe Output (RDQS, RDQS) **RDQS** 11 **RDQS** Disable **RDQS** Enable DQS **Complement Data Strobe (DQS Output)** 10 **DQS** Enable 0_{B} **DQS** Disable OCD [9:7] **Off-Chip Driver Calibration Program** 000_B OCD OCD calibration mode exit, maintain setting Program 001_B **OCD** Drive (1) 010_B **OCD** Drive (0) 100_B **OCD** Adjust mode 111_B OCD OCD calibration default



Field	Bits	Type ¹⁾	Description
AL	[5:3]	_	Additive Latency Note: All other bit combinations are illegal.
			000 _B AL 0 001 _B AL 1 010 _B AL 2 011 _B AL 3 100 _B AL 4
R _{TT}	6,2		Nominal Termination Resistance of ODT Note: See "ODT DC Electrical Characteristics" on Page 26 00 _B RTT ∞ (ODT disabled) 01 _B RTT 75 Ohm 10 _B RTT 150 Ohm 11 _B RTT 50 Ohm
DIC	1		Off-chip Driver Impedance Control 0 _B DIC Full (Driver Size = 100%) 1 _B DIC Reduced
DLL	0		DLL Enable 0 _B DLL Enable 1 _B DLL Disable

¹⁾ w = write only register bits







TABLE 11

EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010_B) Field Bits Type¹⁾ **Description** BA2 16 Bank Address [2] reg.addr Note: BA2 is not available on 256Mbit and 512Mbit components **BA2** Bank Address BA1 15 Bank Adress [1] **BA1** Bank Address BA0 14 Bank Adress [0] **BA0** Bank Address Address Bus [13:8] Α [13:8] Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration A [13:8] Address bits **SRF** [7] Address Bu s[7] W Note: When DRAM is operated at 85 °C \leq T_{CASE} < 95 °C the extended self refresh rate must be enabled by setting bit A7 to "1" before the self refresh mode can be entered. 0_{B} A7 disable A7 enable, adapted self refresh rate for $T_{\rm CASE}$ > 85 °C 1_{B} Address Bus [6:0] Α [6:0] w A [6:0] Address bits 0_{R}

¹⁾ w = write only





MPBT0400

TABLE 12

EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010_B)

	Emit(o) Frogramming Extended mode Register Definition (DA[E.0] 010B)								
Field	Bits	Type ¹⁾	Description						
BA2	16	reg.addr	Bank Address [2] Note: BA2 is not available on 256 Mbit and 512 Mbit components						
			0 _B BA2 Bank Address						
BA1	15		Bank Adress [1] 1 _B BA1 Bank Address						
BA0	14		Bank Adress [0] 1 _B BA0 Bank Address						
A	[13:0]	w	Address Bus [13:0] Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration 0 _B A [13:0] Address bits						

¹⁾ w = write only



TABLE 13

		ODT Truth Table
Input Pin	EMRS(1) Address Bit A10	EMRS(1) Address Bit A11
×4 components		
DQ[3:0]	X	
DQS	X	
DQS	0	X
DM	X	
×8 components		
DQ[7:0]	X	
DQS	X	
DQS	0	X
RDQS	X	1
RDQS	0	1
DM	X	0
×16 components		
DQ[7:0]	X	
DQ[15:8]	X	
LDQS	X	
LDQS	0	X
UDQS	X	
UDQS	0	X
LDM	X	
UDM	X	

Note: X = don't care; 0 = bit set to low; 1 = bit set to high



TABLE 14

Burst Length and Sequence

			Burst Length and Sequence
Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

^{1.} Page Size and Length is a function of I/O organization: Page size for all 256 Mbit components is 1 KByte

^{2.} Order of burst access for sequential addressing is "nibble-based" and therefore different from SDR or DDR components



4 Truth Tables

This chapter describes the truth tables.

									Co		ABLE 15 Truth Table
Function	CKE		CS	RAS	CAS	WE	BA0	A[12:11]	A10	A[9:0]	Note ¹⁾²⁾³⁾
	Previous Cycle	Current Cycle					BA1				
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	OP Code	•		4)5)
Auto-Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	4)
Self-Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	4)6)
Self-Refresh Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)6)7)
			L	Н	Н	Н					
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	4)5)
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	4)
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Addr	ess		4)5)
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	4)5)8)
Write with Auto- Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	4)5)8)
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	4)5)8)
Read with Auto- Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	4)5)8)
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	4)
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	4)
Power Down Entry	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н	1				
Power Down Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н	1				

- 1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 2) "X" means "H or L (but a defined logic level)".
- 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) All DDR2 SDRAM commands are defined by states of CS, WE, RAS, CAS, and CKE at the rising edge of the clock.
- 5) Bank addresses BA[1:0] determine which bank is to be operated upon. For (E)MRS BA[1:0] selects an (Extended) Mode Register.
- 6) $V_{\rm REF}$ must be maintained during Self Refresh operation.
- 7) Self Refresh Exit is asynchronous.
- 8) Burst reads or writes at BL = 4 cannot be terminated.
- 9) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements.



TABLE 16

Clock Enable (CKE) Truth Table for Synchronous Transitions Current State¹⁾ **CKE** Command (N)²⁾³⁾ Action (N)2) Note⁴⁾⁵⁾ RAS, CAS, WE Previous Cycle⁶⁾ Current Cycle⁶⁾ (N-1)(N) 7)8)11) Power-Down L Maintain Power-Down 7)9)10)11) ı Н DESELECT or NOP Power-Down Fxit 8)11)12) Self Refresh L Maintain Self Refresh 9)12)13)14) Н DESELECT or NOP Self Refresh Exit 7)9)10)11)15) Bank(s) Active Н L DESELECT or NOP Active Power-Down Entry 9)10)11)15) All Banks Idle Н L DESELECT or NOP Precharge Power-Down Entry 7)11)14)16) Н **AUTOREFRESH** Self Refresh Entry Т 17) Н Н Refer to the Command Truth Table Any State other than listed above

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N).
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements.
- 8) "X" means "don't care (including floating around $V_{\rm REF}$)" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2xt_{\text{CKE}} + t_{\text{IH}}$.
- 12) $V_{\rm RFF}$ must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read commands may be issued only after t_{XSRD} (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

TABLE 17

	Dat	a Mask (DM)	Truth Table
Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	Χ	1)

¹⁾ Used to mask write data; provided coincident with the corresponding data.



5 AC & DC Operating Conditions

This chapter contains the DC operating conditions tables.

5.1 Absolute Maximum Ratings

This chapter contains the absolute minimum ratings table.

			TABLE 18 Absolute Maximum Ratings
Symbol	Parameter	Rating	Unit Note
V_{DD}	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0 to +2.3	V 1)2)
V_{DDQ}	Voltage on $V_{\rm DDQ}$ pin relative to $V_{\rm SS}$	-0.5 to +2.3	V 1)2)
V_{DDL}	Voltage on VDDL pin relative to $V_{\rm SS}$	-0.5 to +2.3	V 1)2)
V_{IN},V_{OUT}	Voltage on any pin relative to V_{SS}	-0.5 to +2.3	V 1)
$T_{\mathtt{STG}}$	Storage Temperature	-55 to +100	°C 1)3)

¹⁾ Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2) When $V_{\rm DD}$ and $V_{\rm DDQ}$ and $V_{\rm DDL}$ are less than 500 mV; $V_{\rm REF}$ may be equal to or less than 300 mV.
- 3) Storage Temperature is the case surface temperature on the center/top side of the DRAM.

			TAB	LE 19
		DRAM Component Operating Ter	mperatur	e Range
Symbol	Parameter	Rating	Unit	Note
T_{OPER}	Operating Temperature	0 to 95	°C	1)2)3)4)

¹⁾ Operating Temperature is the case surface temperature on the center / top side of the DRAM.

²⁾ The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

³⁾ Above 85 °C case temperature the Auto-Refresh command interval has to be reduced to $t_{\rm REFI}$ = 3.9 μs .

⁴⁾ When operating this product in the 85 °C to 95 °C T_{CASE} temperature range, the High temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". Note, when the high Temperature Self Refresh is enabled there is an increase of I_{DD6} by approximately 50 %.



5.2 DC Characteristics

This chapter describes the DC characteristics.

		R	ecommended	DC Operating Co		BLE 20 (SSTL 18)
Symbol	Parameter	Rating			Unit	Note
		Min.	Тур.	Max.		
V_{DD}	Supply Voltage	1.7	1.8	1.9	V	1)
V_{DDDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	1)
V_{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	1)
V_{REF}	Input Reference Voltage	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{\mathrm{DDQ}}$	V	2)3)
V	Termination Voltage	V _ 0.04	V	V +0.04	1/	4)

- 1) V_{DDQ} tracks with V_{DD} , V_{DDDL} tracks with V_{DD} . AC parameters are measured with V_{DD} , V_{DDQ} and V_{DDDL} tied together.
- 2) The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about $0.5 \times V_{\mathsf{DDQ}}$ of the transmitting device and V_{REF} is expected to track variations in V_{DDQ} .
- 3) Peak to peak ac noise on $V_{\rm REF}$ may not exceed \pm 2% $V_{\rm REF}$ (dc)
- 4) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in die dc level of V_{REF} .

					TAE	BLE 21
	ODT DC Electrical Characteristi					
Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)
Deviation of V _M with respect to V _{DDQ} / 2	delta V _M	-6.00	_	+ 6.00	%	2)

- Measurement Definition for Rtt(eff): Apply $V_{\text{IH(ac)}}$ and $V_{\text{IL(ac)}}$ to test pin separately, then measure current $I(V_{\text{IHac}})$ and $I(V_{\text{ILac}})$ respectively. Rtt(eff) = $(V_{\text{IH(ac)}} V_{\text{IL(ac)}}) / (I(V_{\text{IHac}}) I(V_{\text{ILac}}))$.
- 2) Measurement Definition for $V_{\rm M}$: Turn ODT on and measure voltage ($V_{\rm M}$) at test pin (midpoint) with no load: delta $V_{\rm M}$ = ((2 x $V_{\rm M}$ / $V_{\rm DDQ}$) 1) x 100%

				TABL	E 22
		Input and	Output L	eakage Cı	urrents
Symbol	Parameter / Condition	Min.	Max.	Unit	Note
IIL	Input Leakage Current; any input 0 V < $V_{\rm IN}$ < $V_{\rm DD}$	-2	+2	μΑ	1)
IOL	Output Leakage Current; 0 V < VOUT < $V_{\rm DDQ}$	- 5	+5	μΑ	2)

- 1) All other pins not under test = 0 V
- 2) DQ's, LDQS, UDQS, UDQS, UDQS, DQS, DQS, RDQS, RDQS are disabled and ODT is turned off



5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) "Enable $\overline{\rm DQS}$ " mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at $V_{\rm REF}$

. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, \overline{DQS} . This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the \overline{DQS} (and \overline{RDQS}) signals are internally disabled and don't care.

TABLE 23

DC & AC Logic Input Levels

BO & AO LOGIC III put Let							
Symbol	Parameter	DDR2-400 & DDR2-533		DDR2-667 & DDI			
		Min.	Max.	Min.	Max.	Unit	
$V_{IH(dc)}$	DC input logic high	V _{REF} + 0.125	$V_{\rm DDQ}$ + 0.3	$V_{\sf REF}$ + 0.125	$V_{\rm DDQ}$ + 0.3	V	
$V_{IL(dc)}$	DC input low	-0.3	$V_{\sf REF}$ – 0.125	-0.3	$V_{\sf REF}$ – 0.125	V	
$V_{IH(ac)}$	AC input logic high	V _{REF} + 0.250	_	V _{REF} + 0.200	_	V	
$V_{IL(ac)}$	AC input low	_	$V_{\sf REF}$ $-$ 0.250	_	$V_{\sf REF}$ $-$ 0.200	V	

TABLE 24

Single-ended AC Input Test Conditions

		igic-cilaca Ao ilipi	ut 100t 00	maitions
Symbol	Condition	Value	Unit	Note
V_{REF}	Input reference voltage	$0.5 \times V_{\mathrm{DDQ}}$	V	1)
$V_{\mathrm{SWING.MAX}}$	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

- 1) Input waveform timing is referenced to the input signal crossing through the V_{RFF} level applied to the device under test.
- 2) The input signal minimum Slew Rate is to be maintained over the range from $V_{\rm IH(ac),MIN}$ to $V_{\rm REF}$ for rising edges and the range from $V_{\rm REF}$ to $V_{\rm IL(ac),MAX}$ for falling edges as shown in **Figure 4**.
- 3) AC timings are referenced with input waveforms switching from $V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$ on the positive transitions and $V_{\rm IH(ac)}$ to $V_{\rm IL(ac)}$ on the negative transitions.



FIGURE 4

Single-ended AC Input Test Conditions Diagram




TABLE 25


Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Note
$V_{IN(dc)}$	DC input signal voltage	-0.3	$V_{\rm DDQ}$ + 0.3	_	1)
$V_{ID(dc)}$	DC differential input voltage	0.25	V_{DDQ} + 0.6	_	2)
$V_{ID(ac)}$	AC differential input voltage	0.5	V_{DDQ} + 0.6	V	3)
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{\rm DDQ} - 0.175$	$0.5 \times V_{\rm DDQ}$ + 0.175	V	4)
$V_{OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{\rm DDQ} - 0.125$	$0.5 \times V_{\rm DDQ} + 0.125$	V	5)

- 1) $V_{\text{IN(dc)}}$ specifies the allowable DC execution of each input of differential pair such as CK, $\overline{\text{CK}}$, DQS, $\overline{\text{DQS}}$ etc.
- 2) $V_{\rm ID(dc)}$ specifies the input differential voltage $V_{\rm TR}$ $V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(dc)}$ $V_{\rm IL(dc)}$ -
- 3) $V_{\rm ID(ac)}$ specifies the input differential voltage $V_{\rm TR} V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(ac)} V_{\rm IL(ac)}$
- 4) The value of $V_{\rm IX(ac)}$ is expected to equal $0.5 \times V_{\rm DDQ}$ of the transmitting device and $V_{\rm IX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm IX(ac)}$ indicates the voltage at which differential input signals must cross.
- The value of $V_{\text{OX(ac)}}$ is expected to equal 0.5 $\times V_{\text{DDQ}}$ of the transmitting device and $V_{\text{OX(ac)}}$ is expected to track variations in V_{DDQ} . $V_{\text{OX(ac)}}$ indicates the voltage at which differential input signals must cross.

FIGURE 5

Differential DC and AC Input and Output Logic Levels Diagram





5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

TABLE 26 SSTL_18 Output DC Current Drive **Symbol Parameter** SSTL_18 Unit Note 1)2) I_{OH} Output Minimum Source DC Current -13.4mΑ 2)3) Output Minimum Sink DC Current mΑ I_{OL} 13.4

- 1) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 1.42 V. ($V_{\rm OUT}$ $V_{\rm DDQ}$) / $I_{\rm OH}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ 280 mV.
- 2) The values of $I_{\rm OH(dc)}$ and $I_{\rm OL(dc)}$ are based on the conditions given in ¹⁾ and ³⁾. They are used to test drive current capability to ensure $V_{\rm IH.MIN}$ plus a noise margin and $V_{\rm IL.MAX}$ minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.
- 3) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 280 mV. $V_{\rm OUT}$ / $I_{\rm OL}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between 0 V and 280 mV.

			TA	BLE 27		
		SSTL_18 Output AC Test Condition				
Symbol	Parameter	SSTL_18	Unit	Note		
V_{OH}	Minimum Required Output Pull-up	V _{TT} + 0.603	V	1)		
V_{OL}	Maximum Required Output Pull-down	V _{TT} − 0.603	V	1)		
V_{OTR}	Output Timing Measurement Reference Level	$0.5 imes V_{DDQ}$	V	_		

¹⁾ SSTL_18 test load for V_{OH} and $_{\text{VOL}}$ is different from the referenced load. The SSTL_18 test load has a 20 Ohm series resistor additionally to the 25 Ohm termination resistor into V_{TT} . The SSTL_18 definition assumes that \pm 335 mV must be developed across the effectively 25 Ohm termination resistor (13.4 mA \times 25 Ohm = 335 mV). With an additional series resistor of 20 Ohm this translates into a minimum requirement of 603 mV swing relative to V_{TT} , at the ouput device (13.4 mA \times 45 Ohm = 603 mV).



TABLE 28

OCD Default Characteristics

Symbol	Description	Min.	Nominal	Max.	Unit	Note	
_	Output Impedance	_			Ohms	1)2)	
_	Pull-up / Pull down mismatch	0	_	4	Ohms	1)2)3)	
_	Output Impedance step size for OCD calibration	0	_	1.5	Ohms	4)	
S_{OUT}	Output Slew Rate	1.5	_	5.0	V / ns	1)5)6)7)	

- 1) Absolute Specifications (T_{OPER} ; V_{DD} = 1.8 V ± 0.1 V; VDDQ = 1.8 V ± 0.1 V), altering OCD from default state no longer requires DRAM to meet timing, voltage and slew rate specifications on I/O's.
- 2) Impedance measurement condition for output source dc current: $V_{\rm DDQ}$ = 1.7 V, $V_{\rm OUT}$ = 1420 mV; $(V_{\rm OUT} V_{\rm DDQ}) / I_{\rm OH}$ must be less than 23.4 ohms for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ 280 mV. Impedance measurement condition for output sink dc current: $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = –280 mV; $V_{\rm OUT} / I_{\rm OL}$ must be less than 23.4 Ohms for values of $V_{\rm OUT}$ between 0 V and 280 mV.
- 3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
- 4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal conditions
- 5) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.
- 6) Timing skew due to DRAM output Slew Rate mis-match between DQS / DQS and associated DQ's is included in t_{DQSQ} and t_{QHS} specification.
- 7) DRAM output Slew Rate specification applies to 400, 533 and 667 MHz speed bins.

5.5 Input / Output Capacitance

TABLE 29

Input / Output Capacitance

				T	1	
Symbol	Parameter	DDR2- 2-533	400 & DDR-	DDR2-	Unit	
		Min.	Max.	Min.	Max.	
CCK	Input capacitance, CK and CK	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and CK	_	0.25	_	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	2.0	1.0	2.0	pF
CDI	Input capacitance delta, all other input-only pins	_	0.25	_	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, DQS, RDQS, RDQS	2.5	4.0	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, DQS, RDQS, RDQS	_	0.5	-	0.5	pF



5.6 Overshoot and Undershoot Specification

TABLE 30
C Overshoot / Undershoot Specification for Address and Control Pins

AC Overshoot / Undershoot Specification for Address and Control Pins								
Parameter	DDR2-400	DDR2-533	DD2-667	Unit				
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V				
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V				
Maximum overshoot area above V_{DD}	1.33	1.00	0.80	V.ns				
Maximum undershoot area below V_{SS}	1.33	1.00	0.80	V.ns				







TABLE 31

AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins								
Parameter	DDR2-400	DDR2-533	DD2-667	Unit				
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V				
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V				
Maximum overshoot area above $V_{\mathtt{DDQ}}$	0.38	0.28	0.23	V.ns				
Maximum undershoot area below $V_{\rm SSO}$	0.38	0.28	0.23	V.ns				





6 Measurement Specifications/ Conditions

This chapter contains the Measurement Specifications and Condition tables.

TABLE 32

T	84			
I_{DD}	weas	uremen	t Cor	iaitions

$I_{ m DD}$ Measuren	nent Con	ditions
Parameter	Symbol	Note
Operating Current - One bank Active - Precharge $t_{\text{CK}} = t_{\text{CK}(\text{IDD})}, t_{\text{RC}} = t_{\text{RC}(\text{IDD})}, t_{\text{RAS}} = t_{\text{RAS.MIN}(\text{IDD})}, \text{ CKE is HIGH, } \overline{\text{CS}} \text{ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.}$	I_{DD0}	1)2)3)4)5) 6)
Operating Current - One bank Active - Read - Precharge $I_{\text{OUT}} = 0 \text{ mA}$, $B\underline{L} = 4$, $t_{\text{CK}} = t_{\text{CK(IDD)}}$, $t_{\text{RC}} = t_{\text{RC(IDD)}}$, $t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}$, $t_{\text{RCD}} = t_{\text{RCD(IDD)}}$	I_{DD1}	1)2)3)4)5) 6)
Precharge Power-Down Current All banks idle; CKE is LOW; $t_{\text{CK}} = t_{\text{CK(IDD)}}$;Other control and address inputs are stable; Data bus inputs are floating.	I_{DD2P}	1)2)3)4)5) 6)
Precharge Standby Current All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; Other control and address inputs are switching, Data bus inputs are switching	$I_{\rm DD2N}$	1)2)3)4)5) 6)
Precharge Quiet Standby Current All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; Other control and address inputs are stable, Data bus inputs are floating.	I_{DD2Q}	1)2)3)4)5) 6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to "0" (Fast Power-down Exit).	$I_{\mathrm{DD3P(0)}}$	1)2)3)4)5) 6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	$I_{\mathrm{DD3P(1)}}$	1)2)3)4)5) 6)
Active Standby Current All banks open; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; $t_{\text{RAS}} = t_{\text{RAS.MAX(IDD)}}$, $t_{\text{RP}} = t_{\text{RP(IDD)}}$; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD3N}	1)2)3)4)5) 6)
Operating Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX.(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	I_{DD4R}	1)2)3)4)5) 6)
Operating Current Burst Write: All banks open; Continuous <u>burst</u> writes; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD4W}	1)2)3)4)5) 6)
Burst Refresh Current $t_{\text{CK}} = t_{\text{CK(IDD)}}$, Refresh command every $t_{\text{RFC}} = t_{\text{RFC(IDD)}}$ interval, CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5B}	1)2)3)4)5) 6)
Distributed Refresh Current $t_{\text{CK}} = t_{\text{CK(IDD)}}$, Refresh command every $t_{\text{REFI}} = 7.8 \mu \text{s}$ interval, CKE is LOW and $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5D}	1)2)3)4)5) 6)



Parameter	Symbol	Note
Self-Refresh Current CKE \leq 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	I_{DD6}	1)2)3)4)5) 6)
 Operating Bank Interleave Read Current 1. All banks interleaving reads, I_{OUT} = 0 mA; BL = 4, CL = CL_(IDD), AL = t_{RCD(IDD)} -1 × t_{CK(IDD)}; t_{CK} = t_{CK(IDD)}, t_{RRD} = t_{RRD(IDD)}; CKE is HIGH, CS is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. 2. Timing pattern: 	I_{DD7}	1)2)3)4)5) 6)7)
DDR2-400-333: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D (11 clocks)		
DDR2-533-333: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D (15 clocks)		
DDR2-667-444: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D (19 clocks)		
DDR2-667-555: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D (20 clocks)		
DDR2-800-555: A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D(22 clocks)		
DDR2-800-666: A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D D D(23 clocks)		

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ± 0.1 V
- 2) $\ensuremath{I_{\rm DD}}$ specifications are tested after the device is properly initialized.
- 3) $I_{\rm DD}$ parameter are specified with ODT disabled.
- 4) Data Bus consists of DQ, DM, DQS, \overline{DQS}, \overline
- 5) Definitions for $I_{\rm DD}$: see **Table 33**
- 6) Timing parameter minimum and maximum values for $I_{\rm DD}$ current measurements are defined in Chapter 6
- 7) A = Activate, RA = Read with Auto-Precharge, D=DESELECT

TABLE 33

	Definition for $I_{ m DD}$
Parameter	Description
LOW	defined as $V_{\rm IN} \leq V_{\rm IL(ac).MAX}$
HIGH	defined as $V_{\rm IN} \geq V_{\rm IH(ac).MIN}$
STABLE	defined as inputs are stable at a HIGH or LOW level
FLOATING	defined as inputs are $V_{\rm REF}$ = $V_{\rm DDQ}$ / 2
SWITCHING	defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes



TABLE 34

$I_{\rm DD}$ Specification for HYB18T256xxxAF

					I _{DD} Spec	ification for I	1YB18125	6XXXAF
Symbol	-25F	-2.5	-3	-3S	-3.7	-5	Unit	Note
	DDR2-800	DDR2-800	DDR2-667	DDR2-667	DDR2-533	DDR2-400		
	Max.	Max.	Max.	Max.	Max.	Max.		
I_{DD0}	80	75	65	62	55	50	mA	_
I_{DD1}	90	85	75	71	60	55	mA	_
I_{DD2N}	50	50	45	45	35	28	mA	_
I_{DD2P}	5	5	5	5	4.5	4.5	mA	_
$I_{\mathrm{DD2P(L)}}$	<u> </u>	_		-	2	_	mA	1)
I_{DD2Q}	35	35	30	30	25	20	mA	_
I_{DD3N}	50	50	45	45	35	30	mA	_
I _{DD3P(MRS= 0)}	22	22	19	19	16	13	mA	2)
I _{DD3P(MRS= 1)}	5	5	5	5	4.5	4.5	mA	3)
$I_{\rm DD4R}$	125	125	110	110	90	70	mA	×4/×8
	175	175	145	145	115	90	mA	×16
I_{DD4W}	135	135	115	115	95	75	mA	×4/×8
	190	190	160	160	130	105	mA	×16
I_{DD5B}	95	95	95	95	90	85	mA	_
I_{DD5D}	6	6	6	6	6	6	mA	4)
I_{DD6}	4.5	4.5	4.5	4.5	4.5	4.5	mA	4)
$I_{\mathrm{DD6(L)}}$	_	_	_	_	2	_	mA	1)4)
I_{DD7}	165	155	145	138	135	125	mA	×4/×8
	180	170	165	157	150	140	mA	×16

¹⁾ For LowPower Components

²⁾ MRS(12)=0

³⁾ MRS(12)=1

⁴⁾ $0 \le T_{\text{CASE}} \le 85^{\circ}\text{C}$



7 Electrical Characteristics

This chapter lists the electrical characteristics.

7.1 Speed Grade Defenitions

This chapter contains the Speed Grade Definition tables.

			S	peed Grad	le Definit	ion Speed		ABLE 3 r DDR2-80
Speed Grade			DDR2-800D DDR2-800E		Unit	Note		
QAG Sort Name			-2.5F		-2.5			
CAS-RCD-RP latencies			5-5-5		6-6-6		t _{CK}	7
Parameter		Symbol	Min.	Max.	Min.	Max.	_	
Clock Frequency	@ CL = 3	t _{CK}	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3.75	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	2.5	8	3	8	ns	1)2)3)4)
	@ CL = 6	t_{CK}	2.5	8	2.5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70000	45	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	57.5	<u> </u>	60	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	12.5	_	15	_	ns	1)2)3)4)
Row Precharge Time		t_{RP}	12.5	_	15	_	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .

TABLE Speed Grade Definition Speed Bins for DDR2								ABLE 36 r DDR2-667
Speed Grade			DDR2-6	DDR2-667C DDR2-		DDR2-667D		Note
QAG Sort Name			-3	-3		-3 S		
CAS-RCD-RP latenc	ies		4-4-4		5-5-5		t _{CK}	
Parameter		Symbol	Min.	Max.	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3	8	3	8	ns	1)2)3)4)

Rev. 1.41, 2007-01 03062006-7M17-PXBC



Speed Grade QAG Sort Name		DDR2-			DDR2-667D -3S		Note
		-3					
CAS-RCD-RP latencies		4-4-4	4–4–4 5–5–5		5-5-5		
Parameter	Symbol	Min.	Max.	Min.	Max.	_	
Row Active Time	t_{RAS}	45	70000	45	70000	ns	1)2)3)4)5)
Row Cycle Time	t_{RC}	57	_	60	_	ns	1)2)3)4)
RAS-CAS-Delay	t_{RCD}	12	_	15	_	ns	1)2)3)4)
Row Precharge Time	t_{RP}	12	_	15		ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = 0.2 x V_{DDQ} is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{\text{RAS.MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x $t_{\text{REFI-}}$

							T.	ABLE 37
		Spee	d Grade	Definition \$	Speed Bi	ns for DDF	R2-533 an	d DDR2-400
Speed Grade			DDR2-	533C	DDR2-	400B	Unit	Note
QAG Sort Name			-3.7	-3.7 -5				
CAS-RCD-RP latence	cies		4-4-4		3-3-3		t _{CK}	
Parameter		Symbol	Min.	Max.	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	3.75	8	5	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3.75	8	5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70000	40	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	60	_	55	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	15	_	ns	1)2)3)4)
Row Precharge Time)	t_{RP}	15	_	15	_	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = 0.2 x V_{DDQ} is recognized as low.
- 4) The output timing reference voltage level is $\ensuremath{V_{\mathrm{TT}}}.$
- 5) $t_{\text{RAS,MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .



7.2 AC Timing Parameters

This chapter contains the AC Timing Parameters.

					TABLE 38	
Parameter	M Compon Symbol	DDR2-800	meter by S	peed Grad Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾	
		Min.	Max.			
DQ output access time from CK / CK	t_{AC}	-400	+400	ps	8)	
CAS to CAS command delay	t_{CCD}	2	_	nCK	_	
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	t _{CK.AVG}	9)10)	
Average clock period	$t_{CK.AVG}$	2500	8000	ps	9)10)	
CKE minimum pulse width (high and low pulse width)	t_{CKE}	3	_	nCK	11)	
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{nRP}	<u> </u>	nCK	12)13)	
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	t_{IS} + $t_{\text{CK .AVG}}$ + t_{IH}	_	ns	_	
DQ and DM input hold time	$t_{DH.BASE}$	125	_	ps	18)19)14)	
DQ and DM input pulse width for each input	t_{DIPW}	0.35	_	$t_{CK.AVG}$	_	
DQS output access time from CK / CK	t_{DQSCK}	-350	+350	ps	8)	
DQS input high pulse width	t_{DQSH}	0.35	_	$t_{CK.AVG}$	_	
DQS input low pulse width	t_{DQSL}	0.35	<u> </u>	$t_{CK.AVG}$	_	
DQS-DQ skew for DQS & associated DQ signals	t_{DQSQ}	_	200	ps	15)	
DQS latching rising transition to associated clock edges	t_{DQSS}	- 0.25	+ 0.25	$t_{CK.AVG}$	16)	
DQ and DM input setup time	t _{DS.BASE}	50	 	ps	17)18)19)	
DQS falling edge hold time from CK	t_{DSH}	0.2	_	$t_{CK.AVG}$	16)	
DQS falling edge to CK setup time	t_{DSS}	0.2	_	$t_{CK.AVG}$	16)	
CK half pulse width	t_{HP}		_	ps	20)	
Data-out high-impedance time from CK / CK	t_{HZ}	_	$t_{AC.MAX}$	ps	8)21)	
Address and control input hold time	$t_{IH.BASE}$	250	_	ps	22)24)	
Control & address input pulse width for each input	t_{IPW}	0.6	_	$t_{CK.AVG}$	_	
Address and control input setup time	$t_{IS.BASE}$	175	_	ps	23)24)	
DQ low impedance time from CK/CK	$t_{LZ.DQ}$	2 x t _{AC.MIN}	t _{AC.MAX}	ps	8)21)	
DQS/DQS low-impedance time from CK / CK	$t_{\rm LZ.DQS}$	t _{AC.MIN}	t _{AC.MAX}	ps	8)21)	
MRS command to ODT update delay	t_{MOD}	0	12	ns	30)	
Mode register set command cycle time	t_{MRD}	2	_	nCK	_	
OCD drive mode output delay	t_{OIT}	0	12	ns	30)	
DQ/DQS output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_	ps	25)	
DQ hold skew factor	t_{QHS}	_	300	ps	26)	
Read preamble	t_{RPRE}	0.9	1.1	$t_{CK.AVG}$	27)28)	



Parameter	Symbol DDR2-800		R2-800		Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾
		Min.	Max.		
Read postamble	t_{RPST}	0.4	0.6	$t_{CK.AVG}$	27)29)
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	30)
Write preamble	t_{WPRE}	0.35	_	$t_{CK.AVG}$	_
Write postamble	t_{WPST}	0.4	0.6	$t_{CK.AVG}$	_
Write recovery time	t_{WR}	15	_	ns	30)
Internal write to read command delay	t_{WTR}	7.5	_	ns	30)31)
Exit power down to read command	t_{XARD}	2	_	nCK	_
Exit active power-down mode to read command (slow exit, lower power)	t _{XARDS}	8 – AL	_	nCK	_
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	nCK	_
Exit self-refresh to a non-read command	t_{XSNR}	t _{RFC} +10	_	ns	30)
Exit self-refresh to read command	t_{XSRD}	200	_	nCK	_
Write command to DQS associated clock edges	WL	RL – 1	•	nCK	<u> </u>

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes ⁴⁾⁵⁾⁶⁾⁷⁾
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until V_{RFF} stabilizes. During the period before V_{RFF} stabilizes, CKE = 0.2 x V_{DDO} is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$.
- 7) New units, ' $t_{\text{CK,AVG}}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{\text{CK,AVG}}$ ' represents the actual $t_{\text{CK,AVG}}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' t_{CK} ' is used for both concepts. Example: t_{XP} = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x $t_{\text{CK,AVG}}$ + $t_{\text{ERR,2PER(Min)}}$.
- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\text{ERR}(6-10\text{per})}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = -272$ ps and $t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = +293$ ps, then $t_{\text{DQSCK,MIN}(\text{DERATED})} = t_{\text{DQSCK,MIN}} t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = -400$ ps -293 ps =-693 ps and $t_{\text{DQSCK,MAX}(\text{DERATED})} = t_{\text{DQSCK,MAX}} t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = 400$ ps +272 ps =+672 ps. Similarly, $t_{\text{LZ,DQ}}$ for DDR2–667 derates to $t_{\text{LZ,DQ,MIN}(\text{DERATED})} = -900$ ps -293 ps =-1193 ps and $t_{\text{LZ,DQ,MAX}(\text{DERATED})} = 450$ ps +272 ps =+722 ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 11) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$.
- 12) DAL = WR + RU $\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2–533 at t_{CK} = 3.75 ns with t_{WR} programmed to 4 clocks. t_{DAL} = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
- 13) $t_{\text{DAL}.nCK}$ = WR [nCK] + $t_{\text{nRP}.nCK}$ = WR + RU{ t_{RP} [ps] / $t_{\text{CK}.\text{AVG}}$ [ps] }, where WR is the value programmed in the EMR.
- 14) Input waveform timing $t_{\rm DH}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm IL,DC,MAX}$ and $V_{\rm IH,DC,MIN}$. See **Figure 9**.
- 15) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / $\overline{\text{DQS}}$ and associated DQ in any given cycle.



- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. t_{JIT.PER}, t_{JIT.CC}, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 17) Input waveform timing $t_{\rm DS}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{\rm IH,AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{\rm IL,AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm il(DC)MAX}$ and $V_{\rm ih(DC)MIN}$. See **Figure 9**.
- 18) If $t_{\rm DS}$ or $t_{\rm DH}$ is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
- 20) $t_{\rm HP}$ is the minimum of the absolute half period of the actual input clock. $t_{\rm HP}$ is an input parameter but not an input specification parameter. It is used in conjunction with $t_{\rm QHS}$ to derive the DRAM output timing $t_{\rm QH}$. The value to be used for $t_{\rm QH}$ calculation is determined by the following equation; $t_{\rm HP}$ = MIN ($t_{\rm CLABS}$), where, $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock high time; $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock low time.
- 21) $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ($t_{\rm HZ}$), or begins driving ($t_{\rm LZ}$).
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal and $V_{\rm IH,DC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 23) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IH.AC}$ level for a rising signal and $V_{\rm IL.AC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{\rm JIT,PER}$, $t_{\rm JIT,CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25) $t_{\text{QH}} = t_{\text{HP}} t_{\text{QHS}}$, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 26) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers
- 27) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}), or begins driving (t_{RPRE}). Figure 8 shows a method to calculate these points when the device is no longer driving (t_{RPST}), or begins driving (t_{RPRE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 28) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT,PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT,PER,MIN} = -72$ ps and $t_{\rm JIT,PER,MAX} = +93$ ps, then $t_{\rm RPRE,MIN(DERATED)} = t_{\rm RPRE,MIN} + t_{\rm JIT,PER,MIN} = 0.9 \times t_{\rm CK,AVG} 72$ ps = + 2178 ps and $t_{\rm RPRE,MAX(DERATED)} = t_{\rm RPRE,MAX} + t_{\rm JIT,PER,MAX} = 1.1 \times t_{\rm CK,AVG} + 93$ ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT.DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT.DUTY.MIN} = -72$ ps and $t_{\rm JIT.DUTY.MAX} = +93$ ps, then $t_{\rm RPST.MIN(DERATED)} = t_{\rm RPST.MIN} + t_{\rm JIT.DUTY.MIN} = 0.4$ x $t_{\rm CK.AVG} 72$ ps = +928 ps and $t_{\rm RPST.MAX(DERATED)} = t_{\rm RPST.MAX} + t_{\rm JIT.DUTY.MAX} = 0.6$ x $t_{\rm CK.AVG} + 93$ ps = +1592 ps. (Caution on the MIN/MAX usage!).
- 30) For these parameters, the DDR2 SDRAM device is characterized and verified to support $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which $t_{RP} = 15$ ns, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 31) $t_{\rm WTR}$ is at lease two clocks (2 x $t_{\rm CK}$) independent of operation frequency.



TABLE 39

Parameter	Symbol	DDR2-667	imeter by S	Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾	
	Cymiles.	Min.	Max.		11010	
DQ output access time from CK / CK	t _{AC}	_450	+450	ps	8)	
CAS to CAS command delay		2		nCK		
Average clock high pulse width	t _{CCD}	0.48	0.52		9)10)	
Average clock high pulse width Average clock period	t _{CH.AVG}	3000	8000	t _{CK.AVG}		
CKE minimum pulse width (high and low pulse	t _{CK.AVG}	3	8000	ps nCK	11)	
width)	t _{CKE}	3	_	nck	,	
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{nRP}	_	nCK	12)13)	
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	t_{IS} + $t_{\text{CK .AVG}}$ + t_{IH}	_	ns	_	
DQ and DM input hold time	$t_{DH.BASE}$	175		ps	18)19)14)	
DQ and DM input pulse width for each input	t_{DIPW}	0.35	_	$t_{CK.AVG}$	_	
DQS output access time from CK / CK	t_{DQSCK}	-400	+400	ps	8)	
DQS input high pulse width	t_{DQSH}	0.35	_	$t_{CK.AVG}$	_	
DQS input low pulse width	t_{DQSL}	0.35	_	$t_{CK.AVG}$	_	
DQS-DQ skew for DQS & associated DQ signals	t_{DQSQ}	_	240	ps	15)	
DQS latching rising transition to associated clock edges	t_{DQSS}	- 0.25	+ 0.25	$t_{CK.AVG}$	16)	
DQ and DM input setup time	t _{DS.BASE}	100	_	ps	17)18)19)	
DQS falling edge hold time from CK	t_{DSH}	0.2	_	$t_{CK.AVG}$	16)	
DQS falling edge to CK setup time	t_{DSS}	0.2	_	$t_{CK.AVG}$	16)	
CK half pulse width	t_{HP}	$\begin{array}{c} \text{Min } (t_{\text{CH.ABS}},\\ t_{\text{CL.ABS}}) \end{array}$	_	ps	20)	
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	ps	8)21)	
Address and control input hold time	t _{IH.BASE}	275	-	ps	24)22)	
Control & address input pulse width for each input	t_{IPW}	0.6	_	$t_{CK.AVG}$	_	
Address and control input setup time	$t_{IS.BASE}$	200	_	ps	23)24)	
DQ low impedance time from CK/CK	$t_{LZ.DQ}$	2 x t _{AC.MIN}	t _{AC.MAX}	ps	8)21)	
DQS/DQS low-impedance time from CK / CK	$t_{\rm LZ.DQS}$	t _{AC.MIN}	$t_{AC.MAX}$	ps	8)21)	
MRS command to ODT update delay	t _{MOD}	0	12	ns	30)	
Mode register set command cycle time	t_{MRD}	2	_	nCK	_	
OCD drive mode output delay	t_{OIT}	0	12	ns	30)	
DQ/DQS output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_	ps	25)	
DQ hold skew factor	t_{QHS}		340	ps	26)	
Read preamble	t_{RPRE}	0.9	1.1	$t_{CK.AVG}$	27)28)	
Read postamble	t_{RPST}	0.4	0.6	$t_{CK.AVG}$	27)29)	
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	30)	
Write preamble	t _{WPRE}	0.35	_	$t_{CK.AVG}$	_	



Parameter	Symbol	DDR2-667		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾
		Min.	Max.		
Write postamble	t_{WPST}	0.4	0.6	$t_{CK.AVG}$	_
Write recovery time	t_{WR}	15	_	ns	30)
Internal write to read command delay	t_{WTR}	7.5	_	ns	30)31)
Exit power down to read command	t_{XARD}	2	_	nCK	_
Exit active power-down mode to read command (slow exit, lower power)	t _{XARDS}	7 – AL	_	nCK	_
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	nCK	_
Exit self-refresh to a non-read command	t_{XSNR}	t _{RFC} +10	_	ns	30)
Exit self-refresh to read command	t_{XSRD}	200		nCK	_
Write command to DQS associated clock edges	WL	RL-1	•	nCK	_
	4)5)6)7)				1

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes $^{4)5)6)7)}$
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$
- 7) New units, ' t_{CKAVG} ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' t_{CKAVG} ' represents the actual t_{CKAVG} of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' t_{CK} ' is used for both concepts. Example: t_{XP} = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x t_{CKAVG} + $t_{\text{ERR.2PER(Min)}}$.
- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\text{ERR}(6-10\text{per})}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = -272$ ps and $t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = +293$ ps, then $t_{\text{DQSCK,MIN}(\text{DERATED})} = t_{\text{DQSCK,MIN}} t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = -400$ ps -293 ps =-693 ps and $t_{\text{DQSCK,MAX}(\text{DERATED})} = t_{\text{DQSCK,MAX}} t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = 400$ ps +272 ps =+672 ps. Similarly, $t_{\text{LZ,DQ}}$ for DDR2–667 derates to $t_{\text{LZ,DQ,MIN}(\text{DERATED})} = -900$ ps -293 ps =-1193 ps and $t_{\text{LZ,DQ,MAX}(\text{DERATED})} = 450$ ps +272 ps =+722 ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 11) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$.
- 12) DAL = WR + RU $\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2–533 at t_{CK} = 3.75 ns with t_{WR} programmed to 4 clocks. t_{DAL} = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
- 13) $t_{\text{DAL}.n\text{CK}}$ = WR [nCK] + $t_{\text{nRP}.n\text{CK}}$ = WR + RU{ t_{RP} [ps] / $t_{\text{CK}.\text{AVG}}$ [ps] }, where WR is the value programmed in the EMR.
- 14) Input waveform timing $t_{\rm DH}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IH,DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm IL,DC,MAX}$ and $V_{\rm IH,DC,MIN}$. See **Figure 9**.
- 15) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / $\overline{\text{DQS}}$ and associated DQ in any given cycle.
- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. t_{JIT.PER}, t_{JIT.CC}, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.



- 17) Input waveform timing $t_{\rm DS}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{\rm IH.AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{\rm IL.AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm il(DC)MAX}$ and $V_{\rm ih(DC)MIN}$. See **Figure 9**.
- 18) If $t_{\rm DS}$ or $t_{\rm DH}$ is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
- 20) $t_{\rm HP}$ is the minimum of the absolute half period of the actual input clock. $t_{\rm HP}$ is an input parameter but not an input specification parameter. It is used in conjunction with $t_{\rm QHS}$ to derive the DRAM output timing $t_{\rm QH}$. The value to be used for $t_{\rm QH}$ calculation is determined by the following equation; $t_{\rm HP}$ = MIN ($t_{\rm CLABS}$), where, $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock high time; $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock low time.
- 21) $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ($t_{\rm HZ}$), or begins driving ($t_{\rm LZ}$).
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal and $V_{\rm IH,DC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 23) Input waveform timing is referenced from the input signal crossing at the $V_{\mathsf{IH.AC}}$ level for a rising signal and $V_{\mathsf{IL.AC}}$ for a falling signal applied to the device under test. See **Figure 10**.
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{JIT.PER}$, $t_{JIT.CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock iitter is present or not.
- 25) $t_{\text{QH}} = t_{\text{HP}} t_{\text{QHS}}$, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 26) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 27) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}), or begins driving (t_{RPRE}). Figure 8 shows a method to calculate these points when the device is no longer driving (t_{RPST}), or begins driving (t_{RPRE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 28) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT,PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT,PER,MIN} = -72$ ps and $t_{\rm JIT,PER,MAX} = +93$ ps, then $t_{\rm RPRE,MIN(DERATED)} = t_{\rm RPRE,MIN} + t_{\rm JIT,PER,MIN} = 0.9$ x $t_{\rm CK,AVG} 72$ ps = +2178 ps and $t_{\rm RPRE,MAX(DERATED)} = t_{\rm RPRE,MAX} + t_{\rm JIT,PER,MAX} = 1.1$ x $t_{\rm CK,AVG} + 93$ ps = +2843 ps. (Caution on the MIN/MAX usage!).
- 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT.DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT.DUTY.MIN} = -72$ ps and $t_{\rm JIT.DUTY.MAX} = +93$ ps, then $t_{\rm RPST.MIN(DERATED)} = t_{\rm RPST.MIN} + t_{\rm JIT.DUTY.MIN} = 0.4$ x $t_{\rm CK.AVG} 72$ ps = +928 ps and $t_{\rm RPST.MAX(DERATED)} = t_{\rm RPST.MAX} + t_{\rm JIT.DUTY.MAX} = 0.6$ x $t_{\rm CK.AVG} + 93$ ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 30) For these parameters, the DDR2 SDRAM device is characterized and verified to support $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which $t_{RP} = 15$ ns, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 31) t_{WTR} is at lease two clocks (2 x t_{CK}) independent of operation frequency.



Method for calculating transitions and endpoint VTT + 2x mV - - - VOH - x mV VTT + 2x mV - - - VOH - 2x mV VTT + x mV - - - VOH - 2x mV VTT - x mV - - - VOH - 2x mV VTT - x mV - - - VOH - 2x mV VTT - x mV - - - VOH - x mV VTT - x mV - - VOH - x mV VTT - x mV - - VOH - x mV VTT - x mV - - VOH - x mV VTT - x mV - - VOH - x mV VTT - x mV - - VOH - x mV VTT - x mV - VOH -

DQS DQS tDS tDS tDH TDS T






TABLE 40

DI	RAM Compo	nent Timing Par	rameter by Sp	eed Grade	- DDR2-533
Parameter	Symbol	DDR2-533		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾
		Min.	Max.		0,
DQ output access time from CK / CK	t_{AC}	-500	+500	ps	_
CAS A to CAS B command period	t_{CCD}	2	_	t_{CK}	_
CK, CK high-level width	t_{CH}	0.45	0.55	t_{CK}	_
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}	_
CK, CK low-level width	t_{CL}	0.45	0.55	t_{CK}	_
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t _{RP}	_	t _{CK}	7)17)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	8)
DQ and DM input hold time (differential data strobe)	$t_{\mathrm{DH}}(\mathrm{base})$	225		ps	9)
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	– 25	_	ps	10)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	t_{CK}	_
DQS output access time from CK / CK	t_{DQSCK}	-450	+450	ps	_
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}	_
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	300	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}	_
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	100	_	ps	10)
DQ and DM input setup time (single ended data strobe)	t _{DS1} (base)	-25	_	ps	10)
DQS falling edge hold time from CK (write cycle)	t _{DSH}	0.2	_	t_{CK}	_
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}	_
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH})			11)
Data-out high-impedance time from CK / CK	t_{HZ}	_	$t_{AC.MAX}$	ps	12)
Address and control input hold time	t _{IH} (base)	375	_	ps	10)
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}	_
Address and control input setup time	t _{IS} (base)	250	_	ps	10)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	13)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	$t_{AC.MAX}$	ps	13)
Mode register set command cycle time	t_{MRD}	2	_	t _{CK}	_
OCD drive mode output delay	t_{OIT}	0	12	ns	_
Data output hold time from DQS	t_{QH}	t_{HP} $-t_{QHS}$	_		_
Data hold skew factor	t_{QHS}	_	400	ps	_
Average periodic refresh Interval	t_{REFI}	_	7.8	μs	13)14)



Parameter	Symbol	DDR2-533		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾
		Min.	Max.		6)
Average periodic refresh Interval	t _{REFI}	_	3.9	μS	15)17)
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	75	_	ns	16)
Precharge-All (4 banks) command period	t_{RP}	t_{RP} + 1 t_{CK}		ns	_
Precharge-All (8 banks) command period	t_{RP}	15 + 1tCK		ns	_
Read preamble	t_{RPRE}	0.9	1.1	t_{CK}	13)
Read postamble	t_{RPST}	0.40	0.60	t_{CK}	13)
Active bank A to Active bank B command period	t_{RRD}	7.5	_	ns	13)17)
Active bank A to Active bank B command period	t_{RRD}	10	_	ns	15)21)
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	_
Write preamble	t_{WPRE}	0.25	_	t_{CK}	_
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	18)
Write recovery time for write without Auto- Precharge	t_{WR}	15	_	ns	
Internal Write to Read command delay	t_{WTR}	7.5	_	ns	19)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	t_{CK}	20)
Exit active power-down mode to Read command (slow exit, lower power)	t _{XARDS}	6 – AL	_	t_{CK}	20)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	t_{CK}	_
Exit Self-Refresh to non-Read command	t _{XSNR}	t _{RFC} +10	_	ns	<u> </u>
Exit Self-Refresh to Read command	t_{XSRD}	200	_	t_{CK}	-
Write recovery time for write with Auto- Precharge	WR	$t_{\rm WR}/t_{\rm CK}$	_	t_{CK}	21)

- 1) $V_{\rm DDQ}$ = 1.8 V \pm 0.1 V; $V_{\rm DD}$ = 1.8 V \pm 0.1 V. See notes $^{4)5)6)7)}$
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$.
- 7) For each of the terms, if not already an integer, round to the next highest integer. $t_{\rm CK}$ refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 9) For timing definition, refer to the Component data sheet.
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 11) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).



- 12) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving $(t_{\rm HZ}, t_{\rm RPST})$, or begins driving $(t_{\rm LZ}, t_{\rm RPRE})$. $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) 0 °C $\leq T_{\text{CASE}} \leq$ 85 °C
- 15) 85 °C $< T_{\text{CASE}} \le$ 95 °C
- 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See Table 4 "Ordering Information for RoHS compliant products" on Page 5.
- 18) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) Minimum $t_{\rm WTR}$ is two clocks when operating the DDR2-SDRAM at frequencies ≤ 200 MHz.
- 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing t_{XARD} has to be satisfied.
- 21) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{\text{MIN}}[\text{cycles}] = t_{\text{WR}}(\text{ns})/t_{\text{CK}}(\text{ns})$ rounded up to the next integer value. $t_{\text{DAL}} = \text{WR} + (t_{\text{RP}}/t_{\text{CK}})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.

TABLE 41	
A Component Timing Parameter by Speed Grade DDP2 400	

D	RAM Compon	ent Timing Parar	neter by Speed	d Grade	- DDR2-400
Parameter	Symbol	DDR2-400		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾
		Min.	Max.		0)
DQ output access time from CK / CK	t_{AC}	-600	+600	ps	_
CAS A to CAS B command period	t_{CCD}	2	_	t_{CK}	_
CK, CK high-level width	t_{CH}	0.45	0.55	t_{CK}	_
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}	_
CK, CK low-level width	t_{CL}	0.45	0.55	t_{CK}	_
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	_	t _{CK}	7)20)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	8)
DQ and DM input hold time (differential data strobe)	t _{DH} (base)	275	_	ps	9)
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	-25	_	ps	10)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	t_{CK}	_
DQS output access time from CK / CK	t_{DQSCK}	-500	+500	ps	_
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}	_
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	350	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}	_
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	150	_	ps	10)
DQ and DM input setup time (single ended data strobe)	t _{DS1} (base)	-25	_	ps	10)



Parameter	Symbol	DDR2-400		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾	
		Min.	Max.		6)	
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	t _{CK}	_	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t _{CK}	_	
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH})	·		11)	
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	ps	12)	
Address and control input hold time	$t_{\rm IH}({\sf base})$	475	_	ps	10)	
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}		
Address and control input setup time	$t_{\rm IS}({\sf base})$	350	_	ps	10)	
DQ low-impedance time from CK / CK	$t_{\rm LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	13)	
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	t _{AC.MAX}	ps	13)	
Mode register set command cycle time	t_{MRD}	2	_	t_{CK}	_	
OCD drive mode output delay	t_{OIT}	0	12	ns	_	
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_		_	
Data hold skew factor	t_{QHS}	_	450	ps	_	
Average periodic refresh Interval	t_{REFI}	_	7.8	μS	13)14)	
Average periodic refresh Interval	t_{REFI}	_	3.9	μS	15)17)	
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	75	_	ns	16)	
Precharge-All (4 banks) command period	t_{RP}	t_{RP} + 1 t_{CK}	_	ns	_	
Precharge-All (8 banks) command period	t_{RP}	15 + 1t _{CK}	_	ns	_	
Read preamble	t_{RPRE}	0.9	1.1	t _{CK}	13)	
Read postamble	t_{RPST}	0.40	0.60	t _{CK}	13)	
Active bank A to Active bank B command period	t_{RRD}	7.5	_	ns	13)17)	
Active bank A to Active bank B command period	t_{RRD}	10	_	ns	15)21)	
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	_	
Write preamble	t_{WPRE}	0.25	_	t_{CK}	_	
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	18)	
Write recovery time for write without Auto- Precharge	t_{WR}	15	_	ns		
Internal Write to Read command delay	t_{WTR}	10		ns	19)	
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	t _{CK}	20)	
Exit active power-down mode to Read command (slow exit, lower power)	t_{XARDS}	6 – AL	_	t _{CK}	20)	
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	t_{CK}	_	
Exit Self-Refresh to non-Read command	t _{XSNR}	t _{RFC} +10		ns	_	



Parameter	Symbol	DDR2-400		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾
		Min.	Max.		
Exit Self-Refresh to Read command	t_{XSRD}	200	_	t_{CK}	_
Write recovery time for write with Auto- Precharge	WR	$t_{\rm WR}/t_{\rm CK}$	_	t_{CK}	21)

- 1) $V_{\rm DDQ}$ = 1.8 V \pm 0.1 V; $V_{\rm DD}$ = 1.8 V \pm 0.1 V. See notes $^{4)5)6)7)}$
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$.
- 7) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 9) For timing definition, refer to the Component data sheet.
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 11) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).
- 12) The t_{HZ} , t_{RPST} and t_{LZ} , t_{RPRE} parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (t_{HZ}, t_{RPST}) , or begins driving (t_{LZ}, t_{RPRE}) . t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14) 0 °C $\leq T_{CASE} \leq$ 85 °C
- 15) 85 °C $< T_{CASE} \le$ 95 °C
- 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 17) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See Table 4 "Ordering Information for RoHS compliant products" on Page 5.
- 18) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies ≤ 200 MHz.
- 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing t_{XARD} has to be satisfied.
- 21) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{MIN}[cycles] = t_{WR}(ns)/t_{CK}(ns)$ rounded up to the next integer value. $t_{DAL} = WR + (t_{RP}/t_{CK})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.



7.3 ODT AC Electrical Characteristics

This chapter contains the ODT AC electrical characteristics tables.

TABLE 42

ODT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800								
Symbol	Parameter / Condition	Values	Unit	Note				
		Min.	Max.					
t _{AOND}	ODT turn-on delay	2	2	t_{CK}	_			
t_{AON}	ODT turn-on	t _{AC.MIN}	$t_{AC.MAX}$ + 0.7 ns	ns	1)			
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{AC.MIN}$ + 2 ns	$2 t_{\text{CK}} + t_{\text{AC.MAX}} + 1 \text{ ns}$	ns	_			
t_{AOFD}	ODT turn-off delay	2.5	2.5	t_{CK}	-			
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	2)			
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{AC.MIN}$ + 2 ns	2.5 t _{CK +} t _{AC.MAX} + 1 ns	ns	_			
t _{ANPD}	ODT to Power Down Mode Entry Latency	3	_	t_{CK}	_			
t_{AXPD}	ODT Power Down Exit Latency	8	_	t_{CK}	_			

¹⁾ ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .

TABLE 43
ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400

Symbol	Parameter / Condition	Values	Unit	Note	
		Min.	Max.		
t_{AOND}	ODT turn-on delay	2	2	t _{CK}	_
t_{AON}	ODT turn-on	t _{AC.MIN}	$t_{AC.MAX}$ + 1 ns	ns	1)
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns	_
t_{AOFD}	ODT turn-off delay	2.5	2.5	t _{CK}	_
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	2)
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2.5 t _{CK +} t _{AC.MAX} + 1 ns	ns	_
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	-	t _{CK}	_
t_{AXPD}	ODT Power Down Exit Latency	8	_	t _{CK}	_

¹⁾ ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .



8 Package Dimensions

This chapter contains the Package Dimension tables.







FIGURE 12
Package Outline PG-TFBGA-84





9 Product Nomenclature

For reference the Qimonda SDRAM component nomenclature is enclosed in this chapter.

									TABI	LE 44	
Nomenclature Fields and Examp						amples					
Example for	Field Nu	Field Number									
	1	2	3	4	5	6	7	8	9	10	11
DDR2 DRAM	HYB	18	Т	512	16		0	Α	С	-3.7	

			TABLE 45
			DDR2 Memory Components
Field	Description	Values	Coding
1	QIMONDA Component Prefix	НҮВ	Constant
2	Interface Voltage [V]	18	SSTL_18
3	DRAM Technology	Т	DDR2
4	Component Density [Mbit]	256	256 M
		512	512 M
		1G	1 Gb
5+6	Number of I/Os	40	×4
		80	×8
		160	×16
7	Product Variations	0 9	look up table
8	Die Revision	A	First
		В	Second
		С	Third
9	Package, Lead-Free Status	С	FBGA, lead-containing
		F	FBGA, lead-free
10	Speed Grade	-1.9	DDR2-1066
		-2.5F	DDR2-800 5-5-5
		-2.5	DDR2-800 6-6-6
		-3	DDR2-667 4-4-4
		-3 S	DDR2-667 5-5-5
		-3.7	DDR2-533 4-4-4
		- 5	DDR2-400 3-3-3
11	N/A for Components		



List of Figures

Figure 1	Pin Configuration for ×4 components, PG-TFBGA-60 (top view)	11
Figure 2	Pin Configuration for ×8 components, PG-TFBGA-60-24	12
Figure 3	Pin Configuration for ×16 components, PG-TFBGA-84-8	13
Figure 4	Single-ended AC Input Test Conditions Diagram	28
Figure 5	Differential DC and AC Input and Output Logic Levels Diagram	28
Figure 6	AC Overshoot / Undershoot Diagram for Address and Control Pins	31
Figure 7	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	32
Figure 8	Method for calculating transitions and endpoint	44
Figure 9	Differential input waveform timing - t_{DS} and t_{DS}	44
Figure 10	Differential input waveform timing - $t_{\rm IS}$ and $t_{\rm IH}$	44
Figure 11	Package Outline PG-TFBGA-60	51
Figure 12	Package Outline PG-TFBGA-84	52



List of Tables

Table 1	Performance tables for –2.5(F)	3
Table 2	Performance table for $-3(S)$	
Table 3	High Performance for DDR2–400B and DDR2–533C	4
Table 4	Ordering Information for RoHS compliant products	5
Table 5	Pin Configuration of DDR2 SDRAM	6
Table 6	Abbreviations for Pin Type	. 10
Table 7	Abbreviations for Buffer Type	. 10
Table 8	DDR2 Addressing	. 14
Table 9	Mode Register Definition (BA[2:0] = 000B)	. 15
Table 10	Extended Mode Register Definition (BA[2:0] = 001B)	. 17
Table 11	EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010 _B)	. 19
Table 12	EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010 _B)	. 20
Table 13	ODT Truth Table	
Table 14	Burst Length and Sequence	. 22
Table 15	Command Truth Table	. 23
Table 16	Clock Enable (CKE) Truth Table for Synchronous Transitions	. 24
Table 17	Data Mask (DM) Truth Table	. 24
Table 18	Absolute Maximum Ratings	. 25
Table 19	DRAM Component Operating Temperature Range	
Table 20	Recommended DC Operating Conditions (SSTL_18)	. 26
Table 21	ODT DC Electrical Characteristics	26
Table 22	Input and Output Leakage Currents	. 26
Table 23	DC & AC Logic Input Levels	. 27
Table 24	Single-ended AC Input Test Conditions	. 27
Table 25	Differential DC and AC Input and Output Logic Levels	. 28
Table 26	SSTL_18 Output DC Current Drive	. 29
Table 27	SSTL_18 Output AC Test Conditions	. 29
Table 28	OCD Default Characteristics	. 30
Table 29	Input / Output Capacitance	. 30
Table 30	AC Overshoot / Undershoot Specification for Address and Control Pins	. 31
Table 31	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	
Table 32	$I_{ extsf{DD}}$ Measurement Conditions	. 33
Table 33	Definition for I_{DD}	. 34
Table 34	$I_{ m DD}$ Specification for HYB18T256xxxAF	. 35
Table 35	Speed Grade Definition Speed Bins for DDR2–800	
Table 36	Speed Grade Definition Speed Bins for DDR2–667	
Table 37	Speed Grade Definition Speed Bins for DDR2-533 and DDR2-400	
Table 38	DRAM Component Timing Parameter by Speed Grade - DDR2–800	
Table 39	DRAM Component Timing Parameter by Speed Grade - DDR2-667	
Table 40	DRAM Component Timing Parameter by Speed Grade - DDR2-533	
Table 41	DRAM Component Timing Parameter by Speed Grade - DDR2-400	
Table 42	ODT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800	
Table 43	ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400	
Table 44	Nomenclature Fields and Examples	
Table 45	DDR2 Memory Components	. 53



Table of Contents

1	Overview	3
1.1	Features	
1.2	Description	
1.3	Ordering Information	!
2	Pin Configuration	6
_ 2.1	TFBGA Ball Out Diagrams	
2.2	256 Mbit DDR2 Addressing	
3	Functional Description	1
4	Truth Tables	23
5	AC & DC Operating Conditions	2
5.1	Absolute Maximum Ratings	
5.2	DC Characteristics	
5.3	DC & AC Characteristics	
5.4	Output Buffer Characteristics	29
5.5	Input / Output Capacitance	30
5.6	Overshoot and Undershoot Specification	3
6	Measurement Specifications/ Conditions	33
7	Electrical Characteristics	36
7.1	Speed Grade Defenitions	
7.2	AC Timing Parameters	38
7.3	ODT AC Electrical Characteristics	50
8	Package Dimensions	5
9	Product Nomenclature	53
	List of Figures	54
	List of Tables	5
	Table of Contents	56



Edition 2007-01 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2007. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.