


**HYB18T256400AF(L)**  
**HYB18T256800AF(L)**  
**HYB18T256160AF(L)**

*256-Mbit DDR2 SDRAM*  
*DDR2 SDRAM*  
*RoHS Compliant Products*



**Internet Data Sheet**

*Rev. 1.41*

HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

HYB18T256400AF(L), HYB18T256800AF(L), HYB18T256160AF(L)	
Revision History: 2007-01, Rev. 1.41	
Page	Subjects (major changes since last revision)
All	Qimonda update
All	Adapted internet edition
Previous Revision: 2005-07, Rev. 1.4	
	Added low-power components HYB18T256[40/80/16]0AFL-3.7
	Added DDR2-800 5-5-5 components
92	Updated $I_{DD}$ Currents ( $I_{DD2P}$ , $I_{DD3P1}$ , $I_{DD6}$ )
Chapter 2	Updated Pin Configuration - various editorial changes on notes
Previous Revision: 2005-07, Rev. 1.3	

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

[techdoc@qimonda.com](mailto:techdoc@qimonda.com)



# 1 Overview

This chapter gives an overview of the 256-Mbit DDR2 SDRAM product family and describes its main characteristics.

## 1.1 Features

The 256-Mbit DDR2 SDRAM offers the following key features:

- 1.8 V  $\pm$  0.1 V Power Supply 1.8 V  $\pm$  0.1 V (SSTL<sub>18</sub>) compatible I/O
- DRAM organisations with 4, 8 data in/outputs
- Double Data Rate architecture: two data transfers per clock cycle, four internal banks for concurrent operation
- CAS Latency: 3, 4
- Burst Length: 4 and 8
- Differential clock inputs (CK and  $\overline{\text{CK}}$ )
- Bi-directional, differential data strobes (DQS and  $\overline{\text{DQS}}$ ) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- DLL aligns DQ and DQS transitions with clock
- $\overline{\text{DQS}}$  can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
- Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8  $\mu\text{s}$  at a  $T_{\text{CASE}}$  lower than 85 °C, 3.9  $\mu\text{s}$  between 85 °C and 95 °C
- High Temperature Self Refresh Mode is supported
- Full and reduced Strength Data-Output Drivers
- 1KByte page size
- Lead-free Packages: P-TFBGA-60
- RoHS Compliant Products<sup>1)</sup>

**TABLE 1**  
Performance tables for –2.5(F)

Product Type Speed Code			–2.5F	–2.5	Unit
Speed Grade			DDR2–800D 5–5–5	DDR2–800E 6–6–6	—
Max. Clock Frequency	@CL6	$f_{\text{CK6}}$	400	400	MHz
	@CL5	$f_{\text{CK5}}$	400	333	MHz
	@CL4	$f_{\text{CK4}}$	266	266	MHz
	@CL3	$f_{\text{CK3}}$	200	200	MHz
Min. RAS-CAS-Delay	$t_{\text{RCD}}$		12.5	15	ns
Min. Row Precharge Time	$t_{\text{RP}}$		12.5	15	ns
Min. Row Active Time	$t_{\text{RAS}}$		45	45	ns
Min. Row Cycle Time	$t_{\text{RC}}$		57.5	60	ns

1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

**TABLE 2**  
Performance table for –3(S)

Product Type Speed Code			–3	–3S	Unit
Speed Grade			DDR2–667C 4–4–4	DDR2–667D 5–5–5	—
Max. Clock Frequency	@CL5	$f_{CK5}$	333	333	MHz
	@CL4	$f_{CK4}$	333	266	MHz
	@CL3	$f_{CK3}$	200	200	MHz
Min. RAS-CAS-Delay	$t_{RCD}$		12	15	ns
Min. Row Precharge Time	$t_{RP}$		12	15	ns
Min. Row Active Time	$t_{RAS}$		45	45	ns
Min. Row Cycle Time	$t_{RC}$		57	60	ns

**TABLE 3**  
High Performance for DDR2–400B and DDR2–533C

Product Type Speed Code			–3.7	–5	Unit
Speed Grade			DDR2–533C 4–4–4	DDR2–400B 3–3–3	—
max. Clock Frequency	@CL5	$f_{CK5}$	266	200	MHz
	@CL4	$f_{CK4}$	266	200	MHz
	@CL3	$f_{CK3}$	200	200	MHz
min. RAS-CAS-Delay	$t_{RCD}$		15	15	ns
min. Row Precharge Time	$t_{RP}$		15	15	ns
min. Row Active Time	$t_{RAS}$		45	40	ns
min. Row Cycle Time	$t_{RC}$		60	55	ns

## 1.2 Description

The 256-Mbit DDR2 DRAM is a high-speed Double-Data-Rate-Two CMOS Synchronous DRAM device containing 268,435,456 bits and internally configured as a quad-bank DRAM. The 256-Mbit device is organized as either 16 Mbit  $\times$  4 I/O  $\times$  4 banks, 8 Mbit  $\times$  8 I/O  $\times$  4 banks or 4 Mbit  $\times$  16 I/O  $\times$  4 banks chip. These synchronous devices achieve high speed transfer rates starting at 400 Mbit/sec/pin for general applications. See [Table 1](#), [Table 2](#) and [Table 3](#) for performance figures.

The device is designed to comply with all DDR2 DRAM key features.

1. posted  $\overline{\text{CAS}}$  with additive latency,
2. write latency = read latency - 1,
3. normal and weak strength data-output driver,
4. Off-Chip Driver (OCD) impedance adjustment

5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  $\overline{\text{CK}}$  falling). All I/Os are synchronized with a single ended DQS or differential DQS-DQS pair in a source synchronous fashion.

A 15 bit address bus is used to convey row, column and bank address information.

The DDR2 device operates with a 1.8 V  $\pm$  0.1 V power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The DDR2 SDRAM is available in P-TFBGA package.



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

## 1.3 Ordering Information

This chapter contains the ordering information.



**TABLE 4**

Ordering Information for RoHS compliant products

Part Number	Org.	Speed	CAS <sup>1)</sup> RCD <sup>2)</sup> RP <sup>3)</sup> Latencies	Clock (MHz)	CAS <sup>1)</sup> RCD <sup>2)</sup> RP <sup>3)</sup> Latencies	Clock (MHz)	Package
HYB18T256400AF–2.5	×4	DDR2–800	6–6–6	400	5–5–5	333	P-TFBGA-60
HYB18T256800AF–2.5	×8						
HYB18T256160AF–2.5	×16						P-TFBGA-84
HYB18T256400AF–25F	×4		5–5–5	400	4–4–4	333	P-TFBGA-60
HYB18T256800AF–25F	×8						
HYB18T256160AF–25F	×16						P-TFBGA-84
HYB18T256400AF–3	×4	DDR2–667	4–4–4	333	3–3–3	200	P-TFBGA-60
HYB18T256800AF–3	×8						
HYB18T256160AF–3	×16						P-TFBGA-84
HYB18T256400AF–3S	×4		5–5–5	333	4–4–4	266	P-TFBGA-60
HYB18T256800AF–3S	×8						
HYB18T256160AF–3S	×16						P-TFBGA-84
HYB18T256400AF–3.7	×4	DDR2–533	4–4–4	266	3–3–3	200	P-TFBGA-60
HYB18T256800AF–3.7	×8						
HYB18T256160AF–3.7	×16						P-TFBGA-84
HYB18T256400AFL–3.7	×4		4–4–4	266	3–3–3	200	P-TFBGA-60
HYB18T256800AFL–3.7	×8						
HYB18T256160AFL–3.7	×16						P-TFBGA-84
HYB18T256400AF–5	×4	DDR2–400	3–3–3	200	—	—	P-TFBGA-60
HYB18T256800AF–5	×8						
HYB18T256160AF–5	×16						P-TFBGA-84

1) CAS: Column Address Strobe

2) RCD: Row Column Delay

3) RP: Row Precharge

*Note:* For product nomenclature see **Chapter 9** of this data sheet



## 2 Pin Configuration

The pin configuration of a DDR2 SDRAM is listed by function in **Table 5**. The abbreviations used in the Pin# and Buffer Type columns are explained in **Table 6** and **Table 7** respectively. The pin numbering for the FBGA package is depicted in **Figure 1** for  $\times 4$ , **Figure 2** for  $\times 8$  and **Figure 3** for  $\times 16$ .

**TABLE 5**  
Pin Configuration of DDR2 SDRAM

Pin#	Name	Pin Type	Buffer Type	Function
<b>Clock Signals <math>\times 4/\times 8</math> Organization</b>				
E8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
F8	$\overline{\text{CK}}$	I	SSTL	
F2	CKE	I	SSTL	Clock Enable
<b>Clock Signals <math>\times 16</math> Organization</b>				
J8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK <i>Note: See functional description in <math>\times 4/\times 8</math> organization</i>
K8	$\overline{\text{CK}}$	I	SSTL	
K2	CKE	I	SSTL	Clock Enable <i>Note: See functional description in <math>\times 4/\times 8</math> organization</i>
<b>Control Signals <math>\times 4/\times 8</math> Organizations</b>				
F7	$\overline{\text{RAS}}$	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE)
G7	$\overline{\text{CAS}}$	I	SSTL	
F3	$\overline{\text{WE}}$	I	SSTL	
G8	$\overline{\text{CS}}$	I	SSTL	Chip Select
<b>Control Signals <math>\times 16</math> Organization</b>				
K7	$\overline{\text{RAS}}$	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE)
L7	$\overline{\text{CAS}}$	I	SSTL	
K3	$\overline{\text{WE}}$	I	SSTL	
L8	$\overline{\text{CS}}$	I	SSTL	Chip Select
<b>Address Signals <math>\times 4/\times 8</math> Organizations</b>				
G2	BA0	I	SSTL	Bank Address Bus 1:0
G3	BA1	I	SSTL	



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Pin#	Name	Pin Type	Buffer Type	Function
H8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
H3	A1	I	SSTL	
H7	A2	I	SSTL	
J2	A3	I	SSTL	
J8	A4	I	SSTL	
J3	A5	I	SSTL	
J7	A6	I	SSTL	
K2	A7	I	SSTL	
K8	A8	I	SSTL	
K3	A9	I	SSTL	
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	I	SSTL	
L2	A12	I	SSTL	
L8	A13	I	SSTL	Address Signal 13 Note: 256 Mbit components
	NC	—	—	
Address Signals ×16 Organization				
L2	BA0	I	SSTL	Bank Address Bus 1:0
L3	BA1	I	SSTL	
L1	NC	—	—	
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	
Data Signals ×4/×8 Organizations				
C8	DQ0	I/O	SSTL	Data Signal 3:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Pin#	Name	Pin Type	Buffer Type	Function
Data Signals ×8 Organization				
C8	DQ0	I/O	SSTL	Data Signal 7:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
D1	DQ4	I/O	SSTL	
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
Data Signals ×16 Organization				
G8	DQ0	I/O	SSTL	Data Signal 15:0
G2	DQ1	I/O	SSTL	
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
C8	DQ8	I/O	SSTL	
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe ×4/×8 organisations				
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	
B3	RDQS	O	SSTL	Read Data Strobe
A2	RDQS	O	SSTL	
Data Strobe ×16 Organization				
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	UDQS	I/O	SSTL	
F7	LDQS	I/O	SSTL	Data Strobe Lower Byte
E8	LDQS	I/O	SSTL	
Data Mask ×4/×8 Organizations				
B3	DM	I	SSTL	Data Mask





HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Pin#	Name	Pin Type	Buffer Type	Function
Data Mask ×16 Organization				
B3	UDM	I	SSTL	Data Mask Upper/Lower Byte
F3	LDM	I	SSTL	
Power Supplies ×4/×8/×16 Organizations				
A9,C1,C3,C7, C9	V <sub>DDQ</sub>	PWR	—	I/O Driver Power Supply
A1	V <sub>DD</sub>	PWR	—	Power Supply
A7,B2,B8,D2, D8	V <sub>SSQ</sub>	PWR	—	I/O Driver Power Supply
A3,E3	V <sub>SS</sub>	PWR	—	Power Supply
Power Supplies ×4/×8 Organizations				
E2	V <sub>REF</sub>	AI	—	I/O Reference Voltage
E1	V <sub>DDL</sub>	PWR	—	Power Supply
E9,H9,L1	V <sub>DD</sub>	PWR	—	Power Supply
E7	V <sub>SSDL</sub>	PWR	—	Power Supply
J1,K9	V <sub>SS</sub>	PWR	—	Power Supply
Power Supplies ×16 Organization				
J2	V <sub>REF</sub>	AI	—	I/O Reference Voltage
E9, G1, G3, G7, G9	V <sub>DDQ</sub>	PWR	—	I/O Driver Power Supply
J1	V <sub>DDL</sub>	PWR	—	Power Supply
E1, J9, M9, R1	V <sub>DD</sub>	PWR	—	Power Supply
E7, F2, F8, H2, H8	V <sub>SSQ</sub>	PWR	—	I/O Driver Power Supply
J7	V <sub>SSDL</sub>	PWR	—	Power Supply
A3, E3,J3,N1,P9	V <sub>SS</sub>	PWR	—	Power Supply
Not Connected ×4/×8 Organizations				
A2, B1, B9, D1, D9,G1, L3,L7, L8	NC	NC	—	Not Connected
Not Connected ×16 Organization				
A2, E2, L1, R3, R7, R8	NC	NC	—	Not Connected
Other Pins ×4/×8 Organizations				
F9	ODT	I	SSTL	On-Die Termination Control
Other Pins ×16 Organization				
K9	ODT	I	SSTL	On-Die Termination Control



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

**TABLE 6**  
**Abbreviations for Pin Type**

Abbreviation	Description
I	Standard input-only pin. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

**TABLE 7**  
**Abbreviations for Buffer Type**

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

## 2.1 TFBGA Ball Out Diagrams

This chapter contains the TFBGA Ball Out Diagrams.

**FIGURE 1**

**Pin Configuration for ×4 components, PG-TFBGA-60 (top view)**

1	2	3	4	5	6	7	8	9
$V_{DD}$	NC	$V_{SS}$		A		$V_{SSQ}$	$\overline{DQS}$	$V_{DDQ}$
NC	$V_{SSQ}$	DM		B		DQS	$V_{SSQ}$	NC
$V_{DDQ}$	DQ1	$V_{DDQ}$		C		$V_{DDQ}$	DQ0	$V_{DDQ}$
NC	$V_{SSQ}$	DQ3		D		DQ2	$V_{SSQ}$	NC
$V_{DDL}$	$V_{REF}$	$V_{SS}$		E		$V_{SSDL}$	CK	$V_{DD}$
	CKE	$\overline{WE}$		F		$\overline{RAS}$	$\overline{CK}$	ODT
NC, BA2	BA0	BA1		G		$\overline{CAS}$	$\overline{CS}$	
	A10/AP	A1		H		A2	A0	$V_{DD}$
$V_{SS}$	A3	A5		J		A6	A4	
	A7	A9		K		A11	A8	$V_{SS}$
$V_{DD}$	A12	NC		L		NC	NC, A13	

MPPT0020

### Notes

1.  $V_{DDL}$  and  $V_{SSDL}$  are power and ground for the DLL.  $V_{DDL}$  is connected to  $V_{DD}$  on the device.  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SSDL}$ ,  $V_{SS}$ , and  $V_{SSQ}$  are isolated on the device.
2. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit



**FIGURE 2**  
**Pin Configuration for ×8 components, PG-TFBGA-60-24**

1	2	3	4	5	6	7	8	9
$V_{DD}$	NC, $\overline{RDQS}$	$V_{SS}$		A		$V_{SSQ}$	$\overline{DQS}$	$V_{DDQ}$
DQ6	$V_{SSQ}$	DM/ $\overline{RDQS}$		B		DQS	$V_{SSQ}$	DQ7
$V_{DDQ}$	DQ1	$V_{DDQ}$		C		$V_{DDQ}$	DQ0	$V_{DDQ}$
DQ4	$V_{SSQ}$	DQ3		D		DQ2	$V_{SSQ}$	DQ5
$V_{DDL}$	$V_{REF}$	$V_{SS}$		E		$V_{SSDL}$	CK	$V_{DD}$
	CKE	$\overline{WE}$		F		$\overline{RAS}$	$\overline{CK}$	ODT
NC	BA0	BA1		G		$\overline{CAS}$	$\overline{CS}$	
	A10/AP	A1		H		A2	A0	$V_{DD}$
$V_{SS}$	A3	A5		J		A6	A4	
	A7	A9		K		A11	A8	$V_{SS}$
$V_{DD}$	A12	NC		L		NC	NC,A13	

MPPT0090

### Notes

1.  $\overline{RDQS}$  /  $\overline{RDQS}$  are enabled by EMRS(1) command.
2. If  $\overline{RDQS}$  /  $\overline{RDQS}$  is enabled, the DM function is disabled
3. When enabled,  $\overline{RDQS}$  &  $\overline{RDQS}$  are used as strobe signals during reads.
4.  $V_{DDL}$  and  $V_{SSDL}$  are power and ground for the DLL.  $V_{DDL}$  is connected to  $V_{DD}$  on the device.  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SSDL}$ ,  $V_{SS}$ , and  $V_{SSQ}$  are isolated on the device.
5. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit.



**FIGURE 3**  
**Pin Configuration for ×16 components, PG-TFBGA-84-8**

1	2	3	4	5	6	7	8	9
$V_{DD}$	NC	$V_{SS}$		A		$V_{SSQ}$	$\overline{UDQS}$	$V_{DDQ}$
DQ14	$V_{SSQ}$	UDM		B		UDQS	$V_{SSQ}$	DQ15
$V_{DDQ}$	DQ9	$V_{DDQ}$		C		$V_{DDQ}$	DQ8	$V_{DDQ}$
DQ12	$V_{SSQ}$	DQ11		D		DQ10	$V_{SSQ}$	DQ13
$V_{DD}$	NC	$V_{SS}$		E		$V_{SSQ}$	$\overline{LDQS}$	$V_{DDQ}$
DQ6	$V_{SSQ}$	LDM		F		LDQS	$V_{SSQ}$	DQ7
$V_{DDQ}$	DQ1	$V_{DDQ}$		G		$V_{DDQ}$	DQ0	$V_{DDQ}$
DQ4	$V_{SSQ}$	DQ3		H		DQ2	$V_{SSQ}$	DQ5
$V_{DDL}$	$V_{REF}$	$V_{SS}$		J		VSSDL	CK	$V_{DD}$
	CKE	$\overline{WE}$		K		$\overline{RAS}$	$\overline{CK}$	ODT
NC	BA0	BA1		L		$\overline{CAS}$	$\overline{CS}$	
	A10/AP	A1		M		A2	A0	$V_{DD}$
$V_{SS}$	A3	A5		N		A6	A4	
	A7	A9		P		A11	A8	$V_{SS}$
$V_{DD}$	A12	NC		R		NC	NC	

MPPT0120

### Notes

1.  $\overline{UDQS}/UDQS$  is data strobe for DQ[15:8],  $\overline{LDQS}/LDQS$  is data strobe for DQ[7:0]
2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
3.  $V_{DDL}$  and  $V_{SSDL}$  are power and ground for the DLL.  $V_{DDL}$  is connected to  $V_{DD}$  on the device.  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SSDL}$ ,  $V_{SS}$ , and  $V_{SSQ}$  are isolated on the device.

HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

## 2.2 256 Mbit DDR2 Addressing

This chapter contains the 256 Mbit DDR2 Addressing.

**TABLE 8**  
**DDR2 Addressing**

Configuration	64Mb x 4	32Mb x 8	16Mb x 16	Note
Bank Address	BA[1:0]	BA[1:0]	BA[1:0]	—
Number of Banks	4	4	4	—
Auto-Precharge	A10 / AP	A10 / AP	A10 / AP	—
Row Address	A[12:0]	A[12:0]	A[12:0]	—
Column Address	A11, A[9:0]	A[9:0]	A[8:0]	—
Number of Column Address Bits	11	10	10	1)
Number of I/Os	4	8	16	2)
Page Size [Bytes]	1024 (1K)	1024 (1K)	1024 (1K)	3)

1) Referred to as 'colbits'

2) Referred to as 'org'

3)  $\text{PageSize} = 2^{\text{colbits}} \times \text{org}/8$  [Bytes]



### 3 Functional Description

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	PD		WR		DLL	TM		CL		BT		BL	
reg. addr				w		w		w	w		w		w		w	

MPBT0410

**TABLE 9**  
Mode Register Definition (BA[2:0] = 000B)

Field	Bits	Type <sup>1)</sup>	Description
BA2	16	reg. addr.	<b>Bank Address [2]</b> <i>Note: BA2 not available on 256 Mbit and 512 Mbit components</i> 0 <sub>B</sub> <b>BA2</b> Bank Address
BA1	15		<b>Bank Address [1]</b> 0 <sub>B</sub> <b>BA1</b> Bank Address
BA0	14		<b>Bank Address [0]</b> 0 <sub>B</sub> <b>BA0</b> Bank Address
A13	13		<b>Address Bus [13]</b> <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 0 <sub>B</sub> <b>A13</b> Address bit 13
PD	12	w	<b>Active Power-Down Mode Select</b> 0 <sub>B</sub> <b>PD</b> Fast exit 1 <sub>B</sub> <b>PD</b> Slow exit
WR	[11:9]	w	<b>Write Recovery</b> <sup>2)</sup> <i>Note: All other bit combinations are illegal.</i> 001 <sub>B</sub> <b>WR</b> 2 010 <sub>B</sub> <b>WR</b> 3 011 <sub>B</sub> <b>WR</b> 4 100 <sub>B</sub> <b>WR</b> 5 101 <sub>B</sub> <b>WR</b> 6
DLL	8	w	<b>DLL Reset</b> 0 <sub>B</sub> <b>DLL</b> No 1 <sub>B</sub> <b>DLL</b> Yes
TM	7	w	<b>Test Mode</b> 0 <sub>B</sub> <b>TM</b> Normal Mode 1 <sub>B</sub> <b>TM</b> Vendor specific test mode



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Field	Bits	Type <sup>1)</sup>	Description
CL	[6:4]	w	<b>CAS Latency</b> <i>Note: All other bit combinations are illegal.</i> 011 <sub>B</sub> <b>CL 3</b> 100 <sub>B</sub> <b>CL 4</b> 101 <sub>B</sub> <b>CL 5</b> 110 <sub>B</sub> <b>CL 6</b> 111 <sub>B</sub> <b>CL 7</b>
BT	3	w	<b>Burst Type</b> 0 <sub>B</sub> <b>BT Sequential</b> 1 <sub>B</sub> <b>BT Interleaved</b>
BL	[2:0]	w	<b>Burst Length</b> <i>Note: All other bit combinations are illegal.</i> 010 <sub>B</sub> <b>BL 4</b> 011 <sub>B</sub> <b>BL 8</b>

1) w = write only register bits

2) Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing  $t_{WR}$  (in ns) by  $t_{CK}$  (in ns) and rounding up to the next integer:  $WR \text{ [cycles]} \geq t_{WR} \text{ (ns)} / t_{CK} \text{ (ns)}$ . The mode register must be programmed to fulfill the minimum requirement for the analogue  $t_{WR}$  timing  $WR_{MIN}$  is determined by  $t_{CK,MAX}$  and  $WR_{MAX}$  is determined by  $t_{CK,MIN}$ .





HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	1	0	$\overline{Q_{off}}$	RDQS	$\overline{DQS}$	OCD Program			$R_{tt}$		AL		$R_{tt}$	DIC	DLL
reg. addr					w	w		w		w		w		w	w	w

MPBT0380

**TABLE 10**  
Extended Mode Register Definition (BA[2:0] = 001B)

Field	Bits	Type <sup>1)</sup>	Description
BA2	16	reg. addr.	<b>Bank Address [2]</b> <i>Note: BA2 not available on 256 Mbit and 512 Mbit components</i> $0_B$ <b>BA2</b> Bank Address
BA1	15		<b>Bank Address [1]</b> $0_B$ <b>BA1</b> Bank Address
BA0	14		<b>Bank Address [0]</b> $0_B$ <b>BA0</b> Bank Address
A13	13	w	<b>Address Bus [13]</b> <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> $0_B$ <b>A13</b> Address bit 13
$\overline{Q_{off}}$	12		<b>Output Disable</b> $0_B$ <b><math>\overline{Q_{off}}</math></b> Output buffers enabled $1_B$ <b><math>\overline{Q_{off}}</math></b> Output buffers disabled
RDQS	11		<b>Read Data Strobe Output (RDQS, <math>\overline{RDQS}</math>)</b> $0_B$ <b>RDQS</b> Disable $1_B$ <b>RDQS</b> Enable
$\overline{DQS}$	10		<b>Complement Data Strobe (DQS Output)</b> $0_B$ <b><math>\overline{DQS}</math></b> Enable $1_B$ <b><math>\overline{DQS}</math></b> Disable
OCD Program	[9:7]		<b>Off-Chip Driver Calibration Program</b> $000_B$ <b>OCD</b> OCD calibration mode exit, maintain setting $001_B$ <b>OCD</b> Drive (1) $010_B$ <b>OCD</b> Drive (0) $100_B$ <b>OCD</b> Adjust mode $111_B$ <b>OCD</b> OCD calibration default



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Field	Bits	Type <sup>1)</sup>	Description
AL	[5:3]	—	<b>Additive Latency</b> <i>Note: All other bit combinations are illegal.</i> 000 <sub>B</sub> AL 0 001 <sub>B</sub> AL 1 010 <sub>B</sub> AL 2 011 <sub>B</sub> AL 3 100 <sub>B</sub> AL 4
R <sub>TT</sub>	6,2		<b>Nominal Termination Resistance of ODT</b> <i>Note: See “ODT DC Electrical Characteristics” on Page 26</i> 00 <sub>B</sub> R <sub>TT</sub> ∞ (ODT disabled) 01 <sub>B</sub> R <sub>TT</sub> 75 Ohm 10 <sub>B</sub> R <sub>TT</sub> 150 Ohm 11 <sub>B</sub> R <sub>TT</sub> 50 Ohm
DIC	1		<b>Off-chip Driver Impedance Control</b> 0 <sub>B</sub> DIC Full (Driver Size = 100%) 1 <sub>B</sub> DIC Reduced
DLL	0		<b>DLL Enable</b> 0 <sub>B</sub> DLL Enable 1 <sub>B</sub> DLL Disable

1) w = write only register bits



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0			0				SRF			0				
reg. addr										MPBT0392						


**TABLE 11**  
**EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010<sub>B</sub>)**

Field	Bits	Type <sup>1)</sup>	Description
BA2	16	reg.addr	<b>Bank Address [2]</b> <i>Note: BA2 is not available on 256Mbit and 512Mbit components</i> 0 <sub>B</sub> <b>BA2</b> Bank Address
BA1	15		<b>Bank Address [1]</b> 1 <sub>B</sub> <b>BA1</b> Bank Address
BA0	14		<b>Bank Address [0]</b> 0 <sub>B</sub> <b>BA0</b> Bank Address
A	[13:8]	w	<b>Address Bus [13:8]</b> <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 0 <sub>B</sub> <b>A [13:8]</b> Address bits
SRF	[7]	w	<b>Address Bu s[7]</b> <i>Note: When DRAM is operated at 85 °C ≤ T<sub>CASE</sub> &lt; 95 °C the extended self refresh rate must be enabled by setting bit A7 to "1" before the self refresh mode can be entered.</i> 0 <sub>B</sub> <b>A7</b> disable 1 <sub>B</sub> <b>A7</b> enable, adapted self refresh rate for T <sub>CASE</sub> > 85 °C
A	[6:0]	w	<b>Address Bus [6:0]</b> 0 <sub>B</sub> <b>A [6:0]</b> Address bits

1) w = write only



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM



MPBT0400

**TABLE 12**  
**EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010<sub>B</sub>)**

Field	Bits	Type <sup>1)</sup>	Description
BA2	16	reg.addr	<b>Bank Address [2]</b> <i>Note: BA2 is not available on 256 Mbit and 512 Mbit components</i> 0 <sub>B</sub> <b>BA2</b> Bank Address
BA1	15		<b>Bank Address [1]</b> 1 <sub>B</sub> <b>BA1</b> Bank Address
BA0	14		<b>Bank Address [0]</b> 1 <sub>B</sub> <b>BA0</b> Bank Address
A	[13:0]	w	<b>Address Bus [13:0]</b> <i>Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration</i> 0 <sub>B</sub> <b>A [13:0]</b> Address bits

1) w = write only

HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM**TABLE 13**  
ODT Truth Table

Input Pin	EMRS(1) Address Bit A10	EMRS(1) Address Bit A11
<b>×4 components</b>		
DQ[3:0]	X	
DQS	X	
$\overline{\text{DQS}}$	0	X
DM	X	
<b>×8 components</b>		
DQ[7:0]	X	
DQS	X	
$\overline{\text{DQS}}$	0	X
RDQS	X	1
$\overline{\text{RDQS}}$	0	1
DM	X	0
<b>×16 components</b>		
DQ[7:0]	X	
DQ[15:8]	X	
LDQS	X	
$\overline{\text{LDQS}}$	0	X
UDQS	X	
$\overline{\text{UDQS}}$	0	X
LDM	X	
UDM	X	

Note: X = don't care; 0 = bit set to low; 1 = bit set to high



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

**TABLE 14**  
**Burst Length and Sequence**

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

**Notes**

1. Page Size and Length is a function of I/O organization:  
Page size for all 256 Mbit components is 1 KByte
2. Order of burst access for sequential addressing is “nibble-based” and therefore different from SDR or DDR components



## 4 Truth Tables

This chapter describes the truth tables.

**TABLE 15**  
Command Truth Table

Function	CKE		$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	BA0 BA1	A[12:11]	A10	A[9:0]	Note <sup>1)2)3)</sup>
	Previous Cycle	Current Cycle									
(Extended) Mode Register Set	H	H	L	L	L	L	BA	OP Code			4)5)
Auto-Refresh	H	H	L	L	L	H	X	X	X	X	4)
Self-Refresh Entry	H	L	L	L	L	H	X	X	X	X	4)6)
Self-Refresh Exit	L	H	H	X	X	X	X	X	X	X	4)6)7)
			L	H	H	H					
Single Bank Precharge	H	H	L	L	H	L	BA	X	L	X	4)5)
Precharge all Banks	H	H	L	L	H	L	X	X	H	X	4)
Bank Activate	H	H	L	L	H	H	BA	Row Address			4)5)
Write	H	H	L	H	L	L	BA	Column	L	Column	4)5)8)
Write with Auto-Precharge	H	H	L	H	L	L	BA	Column	H	Column	4)5)8)
Read	H	H	L	H	L	H	BA	Column	L	Column	4)5)8)
Read with Auto-Precharge	H	H	L	H	L	H	BA	Column	H	Column	4)5)8)
No Operation	H	X	L	H	H	H	X	X	X	X	4)
Device Deselect	H	X	H	X	X	X	X	X	X	X	4)
Power Down Entry	H	L	H	X	X	X	X	X	X	X	4)9)
			L	H	H	H					
Power Down Exit	L	H	H	X	X	X	X	X	X	X	4)9)
			L	H	H	H					

1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.

2) "X" means "H or L (but a defined logic level)".

3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

4) All DDR2 SDRAM commands are defined by states of  $\overline{\text{CS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and CKE at the rising edge of the clock.

5) Bank addresses BA[1:0] determine which bank is to be operated upon. For (E)MRS BA[1:0] selects an (Extended) Mode Register.

6)  $V_{\text{REF}}$  must be maintained during Self Refresh operation.

7) Self Refresh Exit is asynchronous.

8) Burst reads or writes at BL = 4 cannot be terminated.

9) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements.


**TABLE 16**
**Clock Enable (CKE) Truth Table for Synchronous Transitions**

Current State <sup>1)</sup>	CKE		Command (N) <sup>2)3)</sup> RAS, CAS, WE	Action (N) <sup>2)</sup>	Note <sup>4)5)</sup>
	Previous Cycle <sup>6)</sup> (N-1)	Current Cycle <sup>6)</sup> (N)			
Power-Down	L	L	X	Maintain Power-Down	7)8)11)
	L	H	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	X	Maintain Self Refresh	8)11)12)
	L	H	DESELECT or NOP	Self Refresh Exit	9)12)13)14)
Bank(s) Active	H	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	H	L	DESELECT or NOP	Precharge Power-Down Entry	9)10)11)15)
	H	L	AUTOREFRESH	Self Refresh Entry	7)11)14)16)
Any State other than listed above	H	H	Refer to the Command Truth Table		17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N).
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements.
- 8) "X" means "don't care (including floating around  $V_{REF}$ )" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11)  $t_{CKE\_MIN}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CKE} + t_{IH}$ .
- 12)  $V_{REF}$  must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read commands may be issued only after  $t_{XSRD}$  (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELECT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

**TABLE 17**
**Data Mask (DM) Truth Table**

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	H	X	1)

- 1) Used to mask write data; provided coincident with the corresponding data.





## 5 AC & DC Operating Conditions

This chapter contains the DC operating conditions tables.

### 5.1 Absolute Maximum Ratings

This chapter contains the absolute minimum ratings table.

**TABLE 18**  
**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Unit	Note
$V_{DD}$	Voltage on $V_{DD}$ pin relative to $V_{SS}$	–1.0 to +2.3	V	1)2)
$V_{DDQ}$	Voltage on $V_{DDQ}$ pin relative to $V_{SS}$	–0.5 to +2.3	V	1)2)
$V_{DDL}$	Voltage on VDDL pin relative to $V_{SS}$	–0.5 to +2.3	V	1)2)
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{SS}$	–0.5 to +2.3	V	1)
$T_{STG}$	Storage Temperature	–55 to +100	°C	1)3)

- 1) Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2) When  $V_{DD}$  and  $V_{DDQ}$  and  $V_{DDL}$  are less than 500 mV;  $V_{REF}$  may be equal to or less than 300 mV.
- 3) Storage Temperature is the case surface temperature on the center/top side of the DRAM.

**TABLE 19**  
**DRAM Component Operating Temperature Range**

Symbol	Parameter	Rating	Unit	Note
$T_{OPER}$	Operating Temperature	0 to 95	°C	1)2)3)4)

- 1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.
- 2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.
- 3) Above 85 °C case temperature the Auto-Refresh command interval has to be reduced to  $t_{REFI} = 3.9 \mu s$ .
- 4) When operating this product in the 85 °C to 95 °C  $T_{CASE}$  temperature range, the High temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to “1”. Note, when the high Temperature Self Refresh is enabled there is an increase of  $I_{DD6}$  by approximately 50 %.



## 5.2 DC Characteristics

This chapter describes the DC characteristics.

**TABLE 20**
**Recommended DC Operating Conditions (SSTL\_18)**

Symbol	Parameter	Rating			Unit	Note
		Min.	Typ.	Max.		
$V_{DD}$	Supply Voltage	1.7	1.8	1.9	V	1)
$V_{DDDL}$	Supply Voltage for DLL	1.7	1.8	1.9	V	1)
$V_{DDQ}$	Supply Voltage for Output	1.7	1.8	1.9	V	1)
$V_{REF}$	Input Reference Voltage	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	2)3)
$V_{TT}$	Termination Voltage	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$	V	4)

- 1)  $V_{DDQ}$  tracks with  $V_{DD}$ ,  $V_{DDDL}$  tracks with  $V_{DD}$ . AC parameters are measured with  $V_{DD}$ ,  $V_{DDQ}$  and  $V_{DDDL}$  tied together.
- 2) The value of  $V_{REF}$  may be selected by the user to provide optimum noise margin in the system. Typically the value of  $V_{REF}$  is expected to be about  $0.5 \times V_{DDQ}$  of the transmitting device and  $V_{REF}$  is expected to track variations in  $V_{DDQ}$ .
- 3) Peak to peak ac noise on  $V_{REF}$  may not exceed  $\pm 2\% V_{REF}$  (dc)
- 4)  $V_{TT}$  is not applied directly to the device.  $V_{TT}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{REF}$ , and must track variations in the dc level of  $V_{REF}$ .

**TABLE 21**
**ODT DC Electrical Characteristics**

Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	$\Omega$	1)
Termination resistor impedance value for EMRS(1)[A6,A2] = [1,0]; 150 Ohm	Rtt2(eff)	120	150	180	$\Omega$	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	$\Omega$	1)
Deviation of $V_M$ with respect to $V_{DDQ} / 2$	delta $V_M$	–6.00	—	+ 6.00	%	2)

- 1) Measurement Definition for Rtt(eff): Apply  $V_{IH(ac)}$  and  $V_{IL(ac)}$  to test pin separately, then measure current  $I(V_{IHac})$  and  $I(V_{ILac})$  respectively.  
 $Rtt(eff) = (V_{IH(ac)} - V_{IL(ac)}) / (I(V_{IHac}) - I(V_{ILac}))$ .
- 2) Measurement Definition for  $V_M$ : Turn ODT on and measure voltage ( $V_M$ ) at test pin (midpoint) with no load: delta  $V_M = ((2 \times V_M / V_{DDQ}) - 1) \times 100\%$

**TABLE 22**
**Input and Output Leakage Currents**

Symbol	Parameter / Condition	Min.	Max.	Unit	Note
IIL	Input Leakage Current; any input $0\text{ V} < V_{IN} < V_{DD}$	–2	+2	$\mu\text{A}$	1)
IOL	Output Leakage Current; $0\text{ V} < V_{OUT} < V_{DDQ}$	–5	+5	$\mu\text{A}$	2)

- 1) All other pins not under test = 0 V
- 2) DQ's, LDQS,  $\overline{\text{LDQS}}$ , UDQS,  $\overline{\text{UDQS}}$ , DQS,  $\overline{\text{DQS}}$ , RDQS,  $\overline{\text{RDQS}}$  are disabled and ODT is turned off



## 5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) “Enable  $\overline{\text{DQS}}$ ” mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at  $V_{\text{REF}}$

. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement,  $\overline{\text{DQS}}$ . This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the  $\overline{\text{DQS}}$  (and  $\overline{\text{RDQS}}$ ) signals are internally disabled and don't care.

**TABLE 23**  
DC & AC Logic Input Levels

Symbol	Parameter	DDR2-400 & DDR2-533		DDR2-667 & DDR2-800		Unit
		Min.	Max.	Min.	Max.	
$V_{\text{IH(dc)}}$	DC input logic high	$V_{\text{REF}} + 0.125$	$V_{\text{DDQ}} + 0.3$	$V_{\text{REF}} + 0.125$	$V_{\text{DDQ}} + 0.3$	V
$V_{\text{IL(dc)}}$	DC input low	–0.3	$V_{\text{REF}} - 0.125$	–0.3	$V_{\text{REF}} - 0.125$	V
$V_{\text{IH(ac)}}$	AC input logic high	$V_{\text{REF}} + 0.250$	—	$V_{\text{REF}} + 0.200$	—	V
$V_{\text{IL(ac)}}$	AC input low	—	$V_{\text{REF}} - 0.250$	—	$V_{\text{REF}} - 0.200$	V

**TABLE 24**  
Single-ended AC Input Test Conditions


Symbol	Condition	Value	Unit	Note
$V_{\text{REF}}$	Input reference voltage	$0.5 \times V_{\text{DDQ}}$	V	1)
$V_{\text{SWING.MAX}}$	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

- 1) Input waveform timing is referenced to the input signal crossing through the  $V_{\text{REF}}$  level applied to the device under test.
- 2) The input signal minimum Slew Rate is to be maintained over the range from  $V_{\text{IH(ac).MIN}}$  to  $V_{\text{REF}}$  for rising edges and the range from  $V_{\text{REF}}$  to  $V_{\text{IL(ac).MAX}}$  for falling edges as shown in **Figure 4**.
- 3) AC timings are referenced with input waveforms switching from  $V_{\text{IL(ac)}}$  to  $V_{\text{IH(ac)}}$  on the positive transitions and  $V_{\text{IH(ac)}}$  to  $V_{\text{IL(ac)}}$  on the negative transitions.



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

**FIGURE 4**  
**Single-ended AC Input Test Conditions Diagram**




**TABLE 25**  
**Differential DC and AC Input and Output Logic Levels**

Symbol	Parameter	Min.	Max.	Unit	Note
$V_{IN(dc)}$	DC input signal voltage	–0.3	$V_{DDQ} + 0.3$	—	1)
$V_{ID(dc)}$	DC differential input voltage	0.25	$V_{DDQ} + 0.6$	—	2)
$V_{ID(ac)}$	AC differential input voltage	0.5	$V_{DDQ} + 0.6$	V	3)
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{DDQ} - 0.175$	$0.5 \times V_{DDQ} + 0.175$	V	4)
$V_{OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{DDQ} - 0.125$	$0.5 \times V_{DDQ} + 0.125$	V	5)

- 1)  $V_{IN(dc)}$  specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc.
- 2)  $V_{ID(dc)}$  specifies the input differential voltage  $V_{TR} - V_{CP}$  required for switching. The minimum value is equal to  $V_{IH(dc)} - V_{IL(dc)}$ .
- 3)  $V_{ID(ac)}$  specifies the input differential voltage  $V_{TR} - V_{CP}$  required for switching. The minimum value is equal to  $V_{IH(ac)} - V_{IL(ac)}$ .
- 4) The value of  $V_{IX(ac)}$  is expected to equal  $0.5 \times V_{DDQ}$  of the transmitting device and  $V_{IX(ac)}$  is expected to track variations in  $V_{DDQ}$ .  $V_{IX(ac)}$  indicates the voltage at which differential input signals must cross.
- 5) The value of  $V_{OX(ac)}$  is expected to equal  $0.5 \times V_{DDQ}$  of the transmitting device and  $V_{OX(ac)}$  is expected to track variations in  $V_{DDQ}$ .  $V_{OX(ac)}$  indicates the voltage at which differential input signals must cross.

**FIGURE 5**  
**Differential DC and AC Input and Output Logic Levels Diagram**



SSTL18\_3



## 5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

**TABLE 26**  
**SSTL\_18 Output DC Current Drive**

Symbol	Parameter	SSTL_18	Unit	Note
$I_{OH}$	Output Minimum Source DC Current	–13.4	mA	1)2)
$I_{OL}$	Output Minimum Sink DC Current	13.4	mA	2)3)

- 1)  $V_{DDQ} = 1.7\text{ V}$ ;  $V_{OUT} = 1.42\text{ V}$ .  $(V_{OUT} - V_{DDQ}) / I_{OH}$  must be less than 21 Ohm for values of  $V_{OUT}$  between  $V_{DDQ}$  and  $V_{DDQ} - 280\text{ mV}$ .  
2) The values of  $I_{OH(dc)}$  and  $I_{OL(dc)}$  are based on the conditions given in 1) and 3). They are used to test drive current capability to ensure  $V_{IH,MIN}$  plus a noise margin and  $V_{IL,MAX}$  minus a noise margin are delivered to an SSTL\_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.  
3)  $V_{DDQ} = 1.7\text{ V}$ ;  $V_{OUT} = 280\text{ mV}$ .  $V_{OUT} / I_{OL}$  must be less than 21 Ohm for values of  $V_{OUT}$  between 0 V and 280 mV.

**TABLE 27**  
**SSTL\_18 Output AC Test Conditions**

Symbol	Parameter	SSTL_18	Unit	Note
$V_{OH}$	Minimum Required Output Pull-up	$V_{TT} + 0.603$	V	1)
$V_{OL}$	Maximum Required Output Pull-down	$V_{TT} - 0.603$	V	1)
$V_{OTR}$	Output Timing Measurement Reference Level	$0.5 \times V_{DDQ}$	V	—

- 1) SSTL\_18 test load for  $V_{OH}$  and  $V_{OL}$  is different from the referenced load. The SSTL\_18 test load has a 20 Ohm series resistor additionally to the 25 Ohm termination resistor into  $V_{TT}$ . The SSTL\_18 definition assumes that  $\pm 335\text{ mV}$  must be developed across the effectively 25 Ohm termination resistor ( $13.4\text{ mA} \times 25\text{ Ohm} = 335\text{ mV}$ ). With an additional series resistor of 20 Ohm this translates into a minimum requirement of 603 mV swing relative to  $V_{TT}$ , at the output device ( $13.4\text{ mA} \times 45\text{ Ohm} = 603\text{ mV}$ ).



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

**TABLE 28**  
OCD Default Characteristics

Symbol	Description	Min.	Nominal	Max.	Unit	Note
—	Output Impedance	—	—	—	Ohms	1)2)
—	Pull-up / Pull down mismatch	0	—	4	Ohms	1)2)3)
—	Output Impedance step size for OCD calibration	0	—	1.5	Ohms	4)
$S_{OUT}$	Output Slew Rate	1.5	—	5.0	V / ns	1)5)6)7)

- 1) Absolute Specifications ( $T_{OPER}$ ;  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ), altering OCD from default state no longer requires DRAM to meet timing, voltage and slew rate specifications on I/O's.
- 2) Impedance measurement condition for output source dc current:  $V_{DDQ} = 1.7 \text{ V}$ ,  $V_{OUT} = 1420 \text{ mV}$ ;  $(V_{OUT} - V_{DDQ}) / I_{OH}$  must be less than 23.4 ohms for values of  $V_{OUT}$  between  $V_{DDQ}$  and  $V_{DDQ} - 280 \text{ mV}$ . Impedance measurement condition for output sink dc current:  $V_{DDQ} = 1.7 \text{ V}$ ;  $V_{OUT} = -280 \text{ mV}$ ;  $V_{OUT} / I_{OL}$  must be less than 23.4 Ohms for values of  $V_{OUT}$  between 0 V and 280 mV.
- 3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
- 4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is  $18 \pm 0.75 \text{ Ohms}$  under nominal conditions.
- 5) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.
- 6) Timing skew due to DRAM output Slew Rate mis-match between DQS / DQS and associated DQ's is included in  $t_{DQSQ}$  and  $t_{QHS}$  specification.
- 7) DRAM output Slew Rate specification applies to 400, 533 and 667 MHz speed bins.

## 5.5 Input / Output Capacitance

**TABLE 29**  
Input / Output Capacitance

Symbol	Parameter	DDR2-400 & DDR-2-533		DDR2-667		Unit
		Min.	Max.	Min.	Max.	
CCK	Input capacitance, CK and $\overline{\text{CK}}$	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and $\overline{\text{CK}}$	—	0.25	—	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	2.0	1.0	2.0	pF
CDI	Input capacitance delta, all other input-only pins	—	0.25	—	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, $\overline{\text{DQS}}$ , RDQS, $\overline{\text{RDQS}}$	2.5	4.0	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, $\overline{\text{DQS}}$ , RDQS, $\overline{\text{RDQS}}$	—	0.5	—	0.5	pF




HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

## 5.6 Overshoot and Undershoot Specification


**TABLE 30****AC Overshoot / Undershoot Specification for Address and Control Pins**

Parameter	DDR2-400	DDR2-533	DDR2-667	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V
Maximum overshoot area above $V_{DD}$	1.33	1.00	0.80	V.ns
Maximum undershoot area below $V_{SS}$	1.33	1.00	0.80	V.ns

**FIGURE 6****AC Overshoot / Undershoot Diagram for Address and Control Pins**

HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM**TABLE 31****AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins**

Parameter	DDR2-400	DDR2-533	DDR2-667	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V
Maximum overshoot area above $V_{DDQ}$	0.38	0.28	0.23	V.ns
Maximum undershoot area below $V_{SSQ}$	0.38	0.28	0.23	V.ns

**FIGURE 7****AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins**





## 6 Measurement Specifications/ Conditions

This chapter contains the Measurement Specifications and Condition tables.

**TABLE 32**  
 **$I_{DD}$  Measurement Conditions**

Parameter	Symbol	Note
<b>Operating Current - One bank Active - Precharge</b> $t_{CK} = t_{CK(1DD)}$ , $t_{RC} = t_{RC(1DD)}$ , $t_{RAS} = t_{RAS,MIN(1DD)}$ , $\overline{CSE}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.	$I_{DD0}$	1)2)3)4)5)6)
<b>Operating Current - One bank Active - Read - Precharge</b> $I_{OUT} = 0$ mA, $BL = 4$ , $t_{CK} = t_{CK(1DD)}$ , $t_{RC} = t_{RC(1DD)}$ , $t_{RAS} = t_{RAS,MIN(1DD)}$ , $t_{RCD} = t_{RCD(1DD)}$ , $AL = 0$ , $CL = CL(1DD)$ ; $\overline{CSE}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.	$I_{DD1}$	1)2)3)4)5)6)
<b>Precharge Power-Down Current</b> All banks idle; $\overline{CSE}$ is LOW; $t_{CK} = t_{CK(1DD)}$ ; Other control and address inputs are stable; Data bus inputs are floating.	$I_{DD2P}$	1)2)3)4)5)6)
<b>Precharge Standby Current</b> All banks idle; $\overline{CS}$ is HIGH; $\overline{CSE}$ is HIGH; $t_{CK} = t_{CK(1DD)}$ ; Other control and address inputs are switching, Data bus inputs are switching.	$I_{DD2N}$	1)2)3)4)5)6)
<b>Precharge Quiet Standby Current</b> All banks idle; $\overline{CS}$ is HIGH; $\overline{CSE}$ is HIGH; $t_{CK} = t_{CK(1DD)}$ ; Other control and address inputs are stable, Data bus inputs are floating.	$I_{DD2Q}$	1)2)3)4)5)6)
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK(1DD)}$ , $\overline{CSE}$ is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to "0" (Fast Power-down Exit).	$I_{DD3P(0)}$	1)2)3)4)5)6)
<b>Active Power-Down Current</b> All banks open; $t_{CK} = t_{CK(1DD)}$ , $\overline{CSE}$ is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	$I_{DD3P(1)}$	1)2)3)4)5)6)
<b>Active Standby Current</b> All banks open; $t_{CK} = t_{CK(1DD)}$ ; $t_{RAS} = t_{RAS,MAX(1DD)}$ , $t_{RP} = t_{RP(1DD)}$ ; $\overline{CSE}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	$I_{DD3N}$	1)2)3)4)5)6)
<b>Operating Current</b> Burst Read: All banks open; Continuous burst reads; $BL = 4$ ; $AL = 0$ , $CL = CL(1DD)$ ; $t_{CK} = t_{CK(1DD)}$ ; $t_{RAS} = t_{RAS,MAX(1DD)}$ , $t_{RP} = t_{RP(1DD)}$ ; $\overline{CSE}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	$I_{DD4R}$	1)2)3)4)5)6)
<b>Operating Current</b> Burst Write: All banks open; Continuous burst writes; $BL = 4$ ; $AL = 0$ , $CL = CL(1DD)$ ; $t_{CK} = t_{CK(1DD)}$ ; $t_{RAS} = t_{RAS,MAX(1DD)}$ , $t_{RP} = t_{RP(1DD)}$ ; $\overline{CSE}$ is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	$I_{DD4W}$	1)2)3)4)5)6)
<b>Burst Refresh Current</b> $t_{CK} = t_{CK(1DD)}$ ; Refresh command every $t_{RFC} = t_{RFC(1DD)}$ interval, $\overline{CSE}$ is HIGH, $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	$I_{DD5B}$	1)2)3)4)5)6)
<b>Distributed Refresh Current</b> $t_{CK} = t_{CK(1DD)}$ ; Refresh command every $t_{REFI} = 7.8$ $\mu$ s interval, $\overline{CSE}$ is LOW and $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	$I_{DD5D}$	1)2)3)4)5)6)



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Parameter	Symbol	Note
<b>Self-Refresh Current</b> CKE $\leq 0.2$ V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	$I_{\text{DD6}}$	1)2)3)4)5)6)
<b>Operating Bank Interleave Read Current</b> 1. All banks interleaving reads, $I_{\text{OUT}} = 0$ mA; BL = 4, CL = CL <sub>(IDD)</sub> , AL = $t_{\text{RCD(IDD)}} - 1 \times t_{\text{CK(IDD)}}$ ; $t_{\text{CK}} = t_{\text{CK(IDD)}}$ , $t_{\text{RC}} = t_{\text{RC(IDD)}}$ , $t_{\text{RRD}} = t_{\text{RRD(IDD)}}$ ; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address bus inputs are stable during deselections; Data bus is switching. 2. Timing pattern:	$I_{\text{DD7}}$	1)2)3)4)5)6)7)
DDR2-400-333: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D (11 clocks)		
DDR2-533-333: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D (15 clocks)		
DDR2-667-444: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D (19 clocks)		
DDR2-667-555: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D (20 clocks)		
DDR2-800-555: A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D (22 clocks)		
DDR2-800-666: A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D D (23 clocks)		

1)  $V_{\text{DDQ}} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{\text{DD}} = 1.8 \text{ V} \pm 0.1 \text{ V}$

2)  $I_{\text{DD}}$  specifications are tested after the device is properly initialized.

3)  $I_{\text{DD}}$  parameter are specified with ODT disabled.

4) Data Bus consists of DQ, DM, DQS,  $\overline{\text{DQS}}$ , RDQS,  $\overline{\text{RDQS}}$ , LDQS,  $\overline{\text{LDQS}}$ , UDQS and  $\overline{\text{UDQS}}$ .

5) Definitions for  $I_{\text{DD}}$ : see [Table 33](#)

6) Timing parameter minimum and maximum values for  $I_{\text{DD}}$  current measurements are defined in [Chapter 6](#)

7) A = Activate, RA = Read with Auto-Precharge, D=DESELECT

**TABLE 33**  
Definition for  $I_{\text{DD}}$

Parameter	Description
LOW	defined as $V_{\text{IN}} \leq V_{\text{IL(ac).MAX}}$
HIGH	defined as $V_{\text{IN}} \geq V_{\text{IH(ac).MIN}}$
STABLE	defined as inputs are stable at a HIGH or LOW level
FLOATING	defined as inputs are $V_{\text{REF}} = V_{\text{DDQ}} / 2$
SWITCHING	defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

**TABLE 34**
 $I_{DD}$  Specification for HYB18T256xxxAF

Symbol	–25F	–2.5	–3	–3S	–3.7	–5	Unit	Note
	DDR2–800	DDR2–800	DDR2–667	DDR2–667	DDR2–533	DDR2–400		
	Max.	Max.	Max.	Max.	Max.	Max.		
$I_{DD0}$	80	75	65	62	55	50	mA	—
$I_{DD1}$	90	85	75	71	60	55	mA	—
$I_{DD2N}$	50	50	45	45	35	28	mA	—
$I_{DD2P}$	5	5	5	5	4.5	4.5	mA	—
$I_{DD2P(L)}$	—	—	—	—	2	—	mA	1)
$I_{DD2Q}$	35	35	30	30	25	20	mA	—
$I_{DD3N}$	50	50	45	45	35	30	mA	—
$I_{DD3P(MRS=0)}$	22	22	19	19	16	13	mA	2)
$I_{DD3P(MRS=1)}$	5	5	5	5	4.5	4.5	mA	3)
$I_{DD4R}$	125	125	110	110	90	70	mA	×4/×8
	175	175	145	145	115	90	mA	×16
$I_{DD4W}$	135	135	115	115	95	75	mA	×4/×8
	190	190	160	160	130	105	mA	×16
$I_{DD5B}$	95	95	95	95	90	85	mA	—
$I_{DD5D}$	6	6	6	6	6	6	mA	4)
$I_{DD6}$	4.5	4.5	4.5	4.5	4.5	4.5	mA	4)
$I_{DD6(L)}$	—	—	—	—	2	—	mA	1)4)
$I_{DD7}$	165	155	145	138	135	125	mA	×4/×8
	180	170	165	157	150	140	mA	×16

1) For LowPower Components

2) MRS(12)=0

3) MRS(12)=1

4)  $0 \leq T_{CASE} \leq 85^{\circ}\text{C}$



## 7 Electrical Characteristics

This chapter lists the electrical characteristics.

### 7.1 Speed Grade Definitions

This chapter contains the Speed Grade Definition tables.

**TABLE 35**
**Speed Grade Definition Speed Bins for DDR2–800**

Speed Grade			DDR2–800D		DDR2–800E		Unit	Note
QAG Sort Name			–2.5F		–2.5			
CAS-RCD-RP latencies			5–5–5		6–6–6			
Parameter		Symbol	Min.	Max.	Min.	Max.	—	
Clock Frequency	@ CL = 3	$t_{CK}$	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{CK}$	3.75	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	2.5	8	3	8	ns	1)2)3)4)
	@ CL = 6	$t_{CK}$	2.5	8	2.5	8	ns	1)2)3)4)
Row Active Time		$t_{RAS}$	45	70000	45	70000	ns	1)2)3)4)5)
Row Cycle Time		$t_{RC}$	57.5	—	60	—	ns	1)2)3)4)
RAS-CAS-Delay		$t_{RCD}$	12.5	—	15	—	ns	1)2)3)4)
Row Precharge Time		$t_{RP}$	12.5	—	15	—	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/ $\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/ $\overline{CK}$  input reference level (for timing reference to CK/ $\overline{CK}$ ) is the point at which CK and  $\overline{CK}$  cross. The DQS /  $\overline{DQS}$ , RDQS /  $\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- 4) The output timing reference voltage level is  $V_{TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to  $9 \times t_{REFI}$ .

**TABLE 36**
**Speed Grade Definition Speed Bins for DDR2–667**

Speed Grade			DDR2–667C		DDR2–667D		Unit	Note
QAG Sort Name			–3		–3S			
CAS-RCD-RP latencies			4–4–4		5–5–5		$t_{\text{CK}}$	
Parameter		Symbol	Min.	Max.	Min.	Max.	—	
Clock Frequency	@ CL = 3	$t_{\text{CK}}$	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{\text{CK}}$	3	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{\text{CK}}$	3	8	3	8	ns	1)2)3)4)



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Speed Grade		DDR2–667C		DDR2–667D		Unit	Note
QAG Sort Name		–3		–3S			
CAS-RCD-RP latencies		4–4–4		5–5–5		$t_{\text{CK}}$	
Parameter	Symbol	Min.	Max.	Min.	Max.	—	
Row Active Time	$t_{\text{RAS}}$	45	70000	45	70000	ns	1)2)3)4)5)
Row Cycle Time	$t_{\text{RC}}$	57	—	60	—	ns	1)2)3)4)
RAS-CAS-Delay	$t_{\text{RCD}}$	12	—	15	—	ns	1)2)3)4)
Row Precharge Time	$t_{\text{RP}}$	12	—	15	—	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS /  $\overline{DQS}$ , RDQS /  $\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- 4) The output timing reference voltage level is  $V_{TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to  $9 \times t_{REFI}$ .

**TABLE 37**  
Speed Grade Definition Speed Bins for DDR2-533 and DDR2-400

Speed Grade			DDR2–533C		DDR2–400B		Unit	Note
QAG Sort Name			–3.7		–5			
CAS-RCD-RP latencies			4–4–4		3–3–3		$t_{\text{CK}}$	
Parameter		Symbol	Min.	Max.	Min.	Max.	—	
Clock Frequency	@ CL = 3	$t_{\text{CK}}$	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{\text{CK}}$	3.75	8	5	8	ns	1)2)3)4)
	@ CL = 5	$t_{\text{CK}}$	3.75	8	5	8	ns	1)2)3)4)
Row Active Time		$t_{\text{RAS}}$	45	70000	40	70000	ns	1)2)3)4)5)
Row Cycle Time		$t_{\text{RC}}$	60	—	55	—	ns	1)2)3)4)
RAS-CAS-Delay		$t_{\text{RCD}}$	15	—	15	—	ns	1)2)3)4)
Row Precharge Time		$t_{\text{RP}}$	15	—	15	—	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS /  $\overline{DQS}$ , RDQS /  $\overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- 4) The output timing reference voltage level is  $V_{TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to  $9 \times t_{REFI}$ .



## 7.2 AC Timing Parameters

This chapter contains the AC Timing Parameters.

**TABLE 38**
**DRAM Component Timing Parameter by Speed Grade - DDR2–800**

Parameter	Symbol	DDR2–800		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	$t_{\text{AC}}$	–400	+400	ps	8)
CAS to CAS command delay	$t_{\text{CCD}}$	2	—	nCK	—
Average clock high pulse width	$t_{\text{CH.AVG}}$	0.48	0.52	$t_{\text{CK.AVG}}$	9)10)
Average clock period	$t_{\text{CK.AVG}}$	2500	8000	ps	9)10)
CKE minimum pulse width ( high and low pulse width)	$t_{\text{CKE}}$	3	—	nCK	11)
Average clock low pulse width	$t_{\text{CL.AVG}}$	0.48	0.52	$t_{\text{CK.AVG}}$	9)10)
Auto-Precharge write recovery + precharge time	$t_{\text{DAL}}$	WR + $t_{\text{nRP}}$	—	nCK	12)13)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{\text{DELAY}}$	$t_{\text{IS}} + t_{\text{CK.AVG}} + t_{\text{IH}}$	—	ns	—
DQ and DM input hold time	$t_{\text{DH.BASE}}$	125	—	ps	18)19)14)
DQ and DM input pulse width for each input	$t_{\text{DIPW}}$	0.35	—	$t_{\text{CK.AVG}}$	—
DQS output access time from CK / $\overline{\text{CK}}$	$t_{\text{DQSK}}$	–350	+350	ps	8)
DQS input high pulse width	$t_{\text{DQSH}}$	0.35	—	$t_{\text{CK.AVG}}$	—
DQS input low pulse width	$t_{\text{DQSL}}$	0.35	—	$t_{\text{CK.AVG}}$	—
DQS-DQ skew for DQS & associated DQ signals	$t_{\text{DQSQ}}$	—	200	ps	15)
DQS latching rising transition to associated clock edges	$t_{\text{DQSS}}$	– 0.25	+ 0.25	$t_{\text{CK.AVG}}$	16)
DQ and DM input setup time	$t_{\text{DS.BASE}}$	50	—	ps	17)18)19)
DQS falling edge hold time from CK	$t_{\text{DSH}}$	0.2	—	$t_{\text{CK.AVG}}$	16)
DQS falling edge to CK setup time	$t_{\text{DSS}}$	0.2	—	$t_{\text{CK.AVG}}$	16)
CK half pulse width	$t_{\text{HP}}$	Min ( $t_{\text{CH.ABS}}$ , $t_{\text{CL.ABS}}$ )	—	ps	20)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	$t_{\text{HZ}}$	—	$t_{\text{AC.MAX}}$	ps	8)21)
Address and control input hold time	$t_{\text{IH.BASE}}$	250	—	ps	22)24)
Control & address input pulse width for each input	$t_{\text{IPW}}$	0.6	—	$t_{\text{CK.AVG}}$	—
Address and control input setup time	$t_{\text{IS.BASE}}$	175	—	ps	23)24)
DQ low impedance time from CK/ $\overline{\text{CK}}$	$t_{\text{LZ.DQ}}$	2 x $t_{\text{AC.MIN}}$	$t_{\text{AC.MAX}}$	ps	8)21)
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK / $\overline{\text{CK}}$	$t_{\text{LZ.DQS}}$	$t_{\text{AC.MIN}}$	$t_{\text{AC.MAX}}$	ps	8)21)
MRS command to ODT update delay	$t_{\text{MOD}}$	0	12	ns	30)
Mode register set command cycle time	$t_{\text{MRD}}$	2	—	nCK	—
OCD drive mode output delay	$t_{\text{OIT}}$	0	12	ns	30)
DQ/DQS output hold time from DQS	$t_{\text{QH}}$	$t_{\text{HP}} - t_{\text{QHS}}$	—	ps	25)
DQ hold skew factor	$t_{\text{QHS}}$	—	300	ps	26)
Read preamble	$t_{\text{RPRE}}$	0.9	1.1	$t_{\text{CK.AVG}}$	27)28)



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Parameter	Symbol	DDR2–800		Unit	Note 1)2)3)4)5)6)7)
		Min.	Max.		
Read postamble	$t_{RPST}$	0.4	0.6	$t_{CK,AVG}$	27)29)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	30)
Write preamble	$t_{WPST}$	0.35	—	$t_{CK,AVG}$	—
Write postamble	$t_{WPST}$	0.4	0.6	$t_{CK,AVG}$	—
Write recovery time	$t_{WR}$	15	—	ns	30)
Internal write to read command delay	$t_{WTR}$	7.5	—	ns	30)31)
Exit power down to read command	$t_{XARD}$	2	—	nCK	—
Exit active power-down mode to read command (slow exit, lower power)	$t_{XARDS}$	8 – AL	—	nCK	—
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	nCK	—
Exit self-refresh to a non-read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	30)
Exit self-refresh to read command	$t_{XSRD}$	200	—	nCK	—
Write command to DQS associated clock edges	WL	RL – 1		nCK	—

- 1)  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ . See notes 4)5)6)7)
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.
- 6) The output timing reference voltage level is  $V_{TT}$ .
- 7) New units, ' $t_{CK,AVG}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{CK,AVG}$ ' represents the actual  $t_{CK,AVG}$  of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' $t_{CK}$ ' is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK,AVG} + t_{ERR,2PER(MIN)}$ .
- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{ERR(6-10PER)}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{ERR(6-10PER),MIN} = -272$  ps and  $t_{ERR(6-10PER),MAX} = +293$  ps, then  $t_{DQSCK,MIN(DERATED)} = t_{DQSCK,MIN} - t_{ERR(6-10PER),MAX} = -400 \text{ ps} - 293 \text{ ps} = -693 \text{ ps}$  and  $t_{DQSCK,MAX(DERATED)} = t_{DQSCK,MAX} - t_{ERR(6-10PER),MIN} = 400 \text{ ps} + 272 \text{ ps} = +672 \text{ ps}$ . Similarly,  $t_{LZ,DQ}$  for DDR2–667 derates to  $t_{LZ,DQ,MIN(DERATED)} = -900 \text{ ps} - 293 \text{ ps} = -1193 \text{ ps}$  and  $t_{LZ,DQ,MAX(DERATED)} = 450 \text{ ps} + 272 \text{ ps} = +722 \text{ ps}$ . (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 11)  $t_{CKE,MIN}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .
- 12)  $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$ , where RU stands for round up. WR refers to the  $t_{WR}$  parameter stored in the MRS. For  $t_{RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{CK}$  refers to the application clock period. Example: For DDR2–533 at  $t_{CK} = 3.75$  ns with  $t_{WR}$  programmed to 4 clocks.  $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$ .
- 13)  $t_{DAL,nCK} = WR$  [nCK] +  $t_{nRP,nCK} = WR + RU\{t_{RP}[\text{ps}] / t_{CK,AVG}[\text{ps}]\}$ , where WR is the value programmed in the EMR.
- 14) Input waveform timing  $t_{DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{IH,DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{IL,DC}$  level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{IL,DC,MAX}$  and  $V_{IH,DC,MIN}$ . See Figure 9.
- 15)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / DQS and associated DQ in any given cycle.





HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS /  $\overline{\text{DQS}}$ ) crossing to its respective clock signal (CK /  $\overline{\text{CK}}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT.PER}}$ ,  $t_{\text{JIT.CC}}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 17) Input waveform timing  $t_{\text{DS}}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the  $V_{\text{IH.AC}}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{\text{IL.AC}}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS,  $\overline{\text{DQS}}$  signals must be monotonic between  $V_{\text{ih(DC)MAX}}$  and  $V_{\text{ih(DC)MIN}}$ . See **Figure 9**.
- 18) If  $t_{\text{DS}}$  or  $t_{\text{DH}}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS /  $\overline{\text{DQS}}$ ) crossing.
- 20)  $t_{\text{HP}}$  is the minimum of the absolute half period of the actual input clock.  $t_{\text{HP}}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{\text{QHS}}$  to derive the DRAM output timing  $t_{\text{QH}}$ . The value to be used for  $t_{\text{QH}}$  calculation is determined by the following equation;  $t_{\text{HP}} = \text{MIN}(t_{\text{CH.ABS}}, t_{\text{CL.ABS}})$ , where,  $t_{\text{CH.ABS}}$  is the minimum of the actual instantaneous clock high time;  $t_{\text{CL.ABS}}$  is the minimum of the actual instantaneous clock low time.
- 21)  $t_{\text{HZ}}$  and  $t_{\text{LZ}}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ( $t_{\text{HZ}}$ ), or begins driving ( $t_{\text{LZ}}$ ).
- 22) Input waveform timing is referenced from the input signal crossing at the  $V_{\text{IL.DC}}$  level for a rising signal and  $V_{\text{IH.DC}}$  for a falling signal applied to the device under test. See **Figure 10**.
- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{\text{IH.AC}}$  level for a rising signal and  $V_{\text{IL.AC}}$  for a falling signal applied to the device under test. See **Figure 10**.
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK /  $\overline{\text{CK}}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT.PER}}$ ,  $t_{\text{JIT.CC}}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25)  $t_{\text{QH}} = t_{\text{HP}} - t_{\text{QHS}}$ , where:  $t_{\text{HP}}$  is the minimum of the absolute half period of the actual input clock; and  $t_{\text{QHS}}$  is the specification value under the max column. {The less half-pulse width distortion present, the larger the  $t_{\text{QH}}$  value is; and the larger the valid data eye will be.}  
Examples: 1) If the system provides  $t_{\text{HP}}$  of 1315 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{\text{QH}}$  of 975 ps minimum. 2) If the system provides  $t_{\text{HP}}$  of 1420 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{\text{QH}}$  of 1080 ps minimum.
- 26)  $t_{\text{QHS}}$  accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual  $t_{\text{HP}}$  at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 27)  $t_{\text{RPST}}$  end point and  $t_{\text{RPRE}}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{\text{RPST}}$ ), or begins driving ( $t_{\text{RPRE}}$ ). **Figure 8** shows a method to calculate these points when the device is no longer driving ( $t_{\text{RPST}}$ ), or begins driving ( $t_{\text{RPRE}}$ ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 28) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT.PER}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\text{JIT.PER.MIN}} = -72$  ps and  $t_{\text{JIT.PER.MAX}} = +93$  ps, then  $t_{\text{RPRE.MIN(DERATED)}} = t_{\text{RPRE.MIN}} + t_{\text{JIT.PER.MIN}} = 0.9 \times t_{\text{CK.AVG}} - 72$  ps = + 2178 ps and  $t_{\text{RPRE.MAX(DERATED)}} = t_{\text{RPRE.MAX}} + t_{\text{JIT.PER.MAX}} = 1.1 \times t_{\text{CK.AVG}} + 93$  ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT.DUTY}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\text{JIT.DUTY.MIN}} = -72$  ps and  $t_{\text{JIT.DUTY.MAX}} = +93$  ps, then  $t_{\text{RPST.MIN(DERATED)}} = t_{\text{RPST.MIN}} + t_{\text{JIT.DUTY.MIN}} = 0.4 \times t_{\text{CK.AVG}} - 72$  ps = + 928 ps and  $t_{\text{RPST.MAX(DERATED)}} = t_{\text{RPST.MAX}} + t_{\text{JIT.DUTY.MAX}} = 0.6 \times t_{\text{CK.AVG}} + 93$  ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 30) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{\text{nPARAM}} = \text{RU}\{t_{\text{PARAM}} / t_{\text{CK.AVG}}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{\text{nRP}} = \text{RU}\{t_{\text{RP}} / t_{\text{CK.AVG}}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which  $t_{\text{RP}} = 15$  ns, the device will support  $t_{\text{nRP}} = \text{RU}\{t_{\text{RP}} / t_{\text{CK.AVG}}\} = 5$ , i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
- 31)  $t_{\text{WTR}}$  is at least two clocks ( $2 \times t_{\text{CK}}$ ) independent of operation frequency.





**TABLE 39**  
**DRAM Component Timing Parameter by Speed Grade - DDR2–667**

Parameter	Symbol	DDR2–667		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	$t_{AC}$	–450	+450	ps	8)
CAS to CAS command delay	$t_{CCD}$	2	—	nCK	—
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)
Average clock period	$t_{CK.AVG}$	3000	8000	ps	—
CKE minimum pulse width ( high and low pulse width)	$t_{CKE}$	3	—	nCK	11)
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	9)10)
Auto-Precharge write recovery + precharge time	$t_{DAL}$	WR + $t_{nRP}$	—	nCK	12)13)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK.AVG} + t_{IH}$	—	ns	—
DQ and DM input hold time	$t_{DH.BASE}$	175	—	ps	18)19)14)
DQ and DM input pulse width for each input	$t_{DIPW}$	0.35	—	$t_{CK.AVG}$	—
DQS output access time from CK / $\overline{\text{CK}}$	$t_{DQSK}$	–400	+400	ps	8)
DQS input high pulse width	$t_{DQSH}$	0.35	—	$t_{CK.AVG}$	—
DQS input low pulse width	$t_{DQSL}$	0.35	—	$t_{CK.AVG}$	—
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$	—	240	ps	15)
DQS latching rising transition to associated clock edges	$t_{DQSS}$	– 0.25	+ 0.25	$t_{CK.AVG}$	16)
DQ and DM input setup time	$t_{DS.BASE}$	100	—	ps	17)18)19)
DQS falling edge hold time from CK	$t_{DSH}$	0.2	—	$t_{CK.AVG}$	16)
DQS falling edge to CK setup time	$t_{DSS}$	0.2	—	$t_{CK.AVG}$	16)
CK half pulse width	$t_{HP}$	Min ( $t_{CH.ABS}$ , $t_{CL.ABS}$ )	—	ps	20)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	$t_{HZ}$	—	$t_{AC.MAX}$	ps	8)21)
Address and control input hold time	$t_{IH.BASE}$	275	—	ps	24)22)
Control & address input pulse width for each input	$t_{IPW}$	0.6	—	$t_{CK.AVG}$	—
Address and control input setup time	$t_{IS.BASE}$	200	—	ps	23)24)
DQ low impedance time from CK/ $\overline{\text{CK}}$	$t_{LZ.DQ}$	2 x $t_{AC.MIN}$	$t_{AC.MAX}$	ps	8)21)
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK / $\overline{\text{CK}}$	$t_{LZ.DQS}$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	8)21)
MRS command to ODT update delay	$t_{MOD}$	0	12	ns	30)
Mode register set command cycle time	$t_{MRD}$	2	—	nCK	—
OCD drive mode output delay	$t_{OIT}$	0	12	ns	30)
DQ/DQS output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—	ps	25)
DQ hold skew factor	$t_{QHS}$	—	340	ps	26)
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK.AVG}$	27)28)
Read postamble	$t_{RPST}$	0.4	0.6	$t_{CK.AVG}$	27)29)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	30)
Write preamble	$t_{WPPE}$	0.35	—	$t_{CK.AVG}$	—

HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Parameter	Symbol	DDR2–667		Unit	Note <sup>1)2)3)4)5)6)7)</sup>
		Min.	Max.		
Write postamble	$t_{WPST}$	0.4	0.6	$t_{CK,AVG}$	—
Write recovery time	$t_{WR}$	15	—	ns	<sup>30)</sup>
Internal write to read command delay	$t_{WTR}$	7.5	—	ns	<sup>30)31)</sup>
Exit power down to read command	$t_{XARD}$	2	—	nCK	—
Exit active power-down mode to read command (slow exit, lower power)	$t_{XARDS}$	7 – AL	—	nCK	—
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	nCK	—
Exit self-refresh to a non-read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	<sup>30)</sup>
Exit self-refresh to read command	$t_{XSRD}$	200	—	nCK	—
Write command to DQS associated clock edges	WL	RL–1	—	nCK	—

1)  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ . See notes <sup>4)5)6)7)</sup>

2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.

4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.

5) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes, CKE =  $0.2 \times V_{DDQ}$  is recognized as low.

6) The output timing reference voltage level is  $V_{TT}$ .

7) New units, ' $t_{CK,AVG}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{CK,AVG}$ ' represents the actual  $t_{CK,AVG}$  of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' $t_{CK}$ ' is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at  $T_m$ , an Active command may be registered at  $T_m + 2$ , even if  $(T_m + 2 - T_m)$  is  $2 \times t_{CK,AVG} + t_{ERR,2PER(Min)}$ .

8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{ERR(6-10PER)}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{ERR(6-10PER),MIN} = -272$  ps and  $t_{ERR(6-10PER),MAX} = +293$  ps, then  $t_{DQSC,MIN(DERATED)} = t_{DQSC,MIN} - t_{ERR(6-10PER),MAX} = -400 \text{ ps} - 293 \text{ ps} = -693 \text{ ps}$  and  $t_{DQSC,MAX(DERATED)} = t_{DQSC,MAX} - t_{ERR(6-10PER),MIN} = 400 \text{ ps} + 272 \text{ ps} = +672 \text{ ps}$ . Similarly,  $t_{LZ,DQ}$  for DDR2–667 derates to  $t_{LZ,DQ,MIN(DERATED)} = -900 \text{ ps} - 293 \text{ ps} = -1193 \text{ ps}$  and  $t_{LZ,DQ,MAX(DERATED)} = 450 \text{ ps} + 272 \text{ ps} = +722 \text{ ps}$ . (Caution on the MIN/MAX usage!)

9) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.

10) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).

11)  $t_{CKE,MIN}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + 2 \times t_{CK} + t_{IH}$ .

12)  $DAL = WR + RU\{t_{RP}(ns) / t_{CK}(ns)\}$ , where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For  $t_{RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{CK}$  refers to the application clock period. Example: For DDR2–533 at  $t_{CK} = 3.75$  ns with  $t_{WR}$  programmed to 4 clocks.  $t_{DAL} = 4 + (15 \text{ ns} / 3.75 \text{ ns}) \text{ clocks} = 4 + (4) \text{ clocks} = 8 \text{ clocks}$ .

13)  $t_{DAL,nCK} = WR$  [nCK] +  $t_{nRP,nCK} = WR + RU\{t_{RP} [ps] / t_{CK,AVG}[ps]\}$ , where WR is the value programmed in the EMR.

14) Input waveform timing  $t_{DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{IH,DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{IL,DC}$  level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{IL,DC,MAX}$  and  $V_{IH,DC,MIN}$ . See Figure 9.

15)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / DQS and associated DQ in any given cycle.

16) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.


HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

- 17) Input waveform timing  $t_{DS}$  with differential data strobe enabled  $MR[bit10] = 0$ , is referenced from the input signal crossing at the  $V_{IH,AC}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL,AC}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{i(DC)MAX}$  and  $V_{i(DC)MIN}$ . See **Figure 9**.
- 18) If  $t_{DS}$  or  $t_{DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS /  $\overline{DQS}$ ) crossing.
- 20)  $t_{HP}$  is the minimum of the absolute half period of the actual input clock.  $t_{HP}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{QHS}$  to derive the DRAM output timing  $t_{QH}$ . The value to be used for  $t_{QH}$  calculation is determined by the following equation;  $t_{HP} = \text{MIN}(t_{CH,ABS}, t_{CL,ABS})$ , where,  $t_{CH,ABS}$  is the minimum of the actual instantaneous clock high time;  $t_{CL,ABS}$  is the minimum of the actual instantaneous clock low time.
- 21)  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ( $t_{HZ}$ ), or begins driving ( $t_{LZ}$ ).
- 22) Input waveform timing is referenced from the input signal crossing at the  $V_{IL,DC}$  level for a rising signal and  $V_{IH,DC}$  for a falling signal applied to the device under test. See **Figure 10**.
- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{IH,AC}$  level for a rising signal and  $V_{IL,AC}$  for a falling signal applied to the device under test. See **Figure 10**.
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK /  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{JIT,PER}$ ,  $t_{JIT,CC}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25)  $t_{QH} = t_{HP} - t_{QHS}$ , where:  $t_{HP}$  is the minimum of the absolute half period of the actual input clock; and  $t_{QHS}$  is the specification value under the max column. {The less half-pulse width distortion present, the larger the  $t_{QH}$  value is; and the larger the valid data eye will be.}  
Examples: 1) If the system provides  $t_{HP}$  of 1315 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{QH}$  of 975 ps minimum. 2) If the system provides  $t_{HP}$  of 1420 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{QH}$  of 1080 ps minimum.
- 26)  $t_{QHS}$  accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual  $t_{HP}$  at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 27)  $t_{RPST}$  end point and  $t_{RPRE}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ). **Figure 8** shows a method to calculate these points when the device is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 28) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT,PER}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{JIT,PER,MIN} = -72$  ps and  $t_{JIT,PER,MAX} = +93$  ps, then  $t_{RPRE,MIN(DERATED)} = t_{RPRE,MIN} + t_{JIT,PER,MIN} = 0.9 \times t_{CK,AVG} - 72$  ps = + 2178 ps and  $t_{RPST,MAX(DERATED)} = t_{RPST,MAX} + t_{JIT,PER,MAX} = 1.1 \times t_{CK,AVG} + 93$  ps = + 2843 ps. (Caution on the MIN/MAX usage!).
- 29) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{JIT,DUTY}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{JIT,DUTY,MIN} = -72$  ps and  $t_{JIT,DUTY,MAX} = +93$  ps, then  $t_{RPST,MIN(DERATED)} = t_{RPST,MIN} + t_{JIT,DUTY,MIN} = 0.4 \times t_{CK,AVG} - 72$  ps = + 928 ps and  $t_{RPST,MAX(DERATED)} = t_{RPST,MAX} + t_{JIT,DUTY,MAX} = 0.6 \times t_{CK,AVG} + 93$  ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 30) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which  $t_{RP} = 15$  ns, the device will support  $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$ , i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 - Tm) is less than 15 ns due to input clock jitter.
- 31)  $t_{WTR}$  is at least two clocks ( $2 \times t_{CK}$ ) independent of operation frequency.




**FIGURE 8**

**Method for calculating transitions and endpoint**




**FIGURE 9**

**Differential input waveform timing -  $t_{DS}$  and  $t_{DH}$**



**FIGURE 10**

**Differential input waveform timing -  $t_{IS}$  and  $t_{IH}$**





**TABLE 40**  
**DRAM Component Timing Parameter by Speed Grade - DDR2–533**

Parameter	Symbol	DDR2–533		Unit	Note <sup>1)2)3)4)5)6)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	$t_{\text{AC}}$	–500	+500	ps	—
CAS A to $\overline{\text{CAS}}$ B command period	$t_{\text{CCD}}$	2	—	$t_{\text{CK}}$	—
CK, $\overline{\text{CK}}$ high-level width	$t_{\text{CH}}$	0.45	0.55	$t_{\text{CK}}$	—
CKE minimum high and low pulse width	$t_{\text{CKE}}$	3	—	$t_{\text{CK}}$	—
CK, $\overline{\text{CK}}$ low-level width	$t_{\text{CL}}$	0.45	0.55	$t_{\text{CK}}$	—
Auto-Precharge write recovery + precharge time	$t_{\text{DAL}}$	WR + $t_{\text{RP}}$	—	$t_{\text{CK}}$	7)17)
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{\text{DELAY}}$	$t_{\text{IS}} + t_{\text{CK}} + t_{\text{IH}}$	—	ns	8)
DQ and DM input hold time (differential data strobe)	$t_{\text{DH}}(\text{base})$	225	—	ps	9)
DQ and DM input hold time (single ended data strobe)	$t_{\text{DH1}}(\text{base})$	–25	—	ps	10)
DQ and DM input pulse width (each input)	$t_{\text{DIPW}}$	0.35	—	$t_{\text{CK}}$	—
DQS output access time from CK / $\overline{\text{CK}}$	$t_{\text{DQSCK}}$	–450	+450	ps	—
DQS input low (high) pulse width (write cycle)	$t_{\text{DQSL,H}}$	0.35	—	$t_{\text{CK}}$	—
DQS-DQ skew (for DQS & associated DQ signals)	$t_{\text{DQSQ}}$	—	300	ps	10)
Write command to 1st DQS latching transition	$t_{\text{DQSS}}$	– 0.25	+ 0.25	$t_{\text{CK}}$	—
DQ and DM input setup time (differential data strobe)	$t_{\text{DS}}(\text{base})$	100	—	ps	10)
DQ and DM input setup time (single ended data strobe)	$t_{\text{DS1}}(\text{base})$	–25	—	ps	10)
DQS falling edge hold time from CK (write cycle)	$t_{\text{DSH}}$	0.2	—	$t_{\text{CK}}$	—
DQS falling edge to CK setup time (write cycle)	$t_{\text{DSS}}$	0.2	—	$t_{\text{CK}}$	—
Clock half period	$t_{\text{HP}}$	MIN. ( $t_{\text{CL}}$ , $t_{\text{CH}}$ )			11)
Data-out high-impedance time from CK / $\overline{\text{CK}}$	$t_{\text{HZ}}$	—	$t_{\text{AC,MAX}}$	ps	12)
Address and control input hold time	$t_{\text{IH}}(\text{base})$	375	—	ps	10)
Address and control input pulse width (each input)	$t_{\text{IPW}}$	0.6	—	$t_{\text{CK}}$	—
Address and control input setup time	$t_{\text{IS}}(\text{base})$	250	—	ps	10)
DQ low-impedance time from CK / $\overline{\text{CK}}$	$t_{\text{LZ}}(\text{DQ})$	$2 \times t_{\text{AC,MIN}}$	$t_{\text{AC,MAX}}$	ps	13)
DQS low-impedance from CK / $\overline{\text{CK}}$	$t_{\text{LZ}}(\text{DQS})$	$t_{\text{AC,MIN}}$	$t_{\text{AC,MAX}}$	ps	13)
Mode register set command cycle time	$t_{\text{MRD}}$	2	—	$t_{\text{CK}}$	—
OCD drive mode output delay	$t_{\text{OIT}}$	0	12	ns	—
Data output hold time from DQS	$t_{\text{QH}}$	$t_{\text{HP}} - t_{\text{QHS}}$	—		—
Data hold skew factor	$t_{\text{QHS}}$	—	400	ps	—
Average periodic refresh Interval	$t_{\text{REFI}}$	—	7.8	$\mu\text{s}$	13)14)



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Parameter	Symbol	DDR2–533		Unit	Note <sup>1)2)3)4)5)6)</sup>
		Min.	Max.		
Average periodic refresh Interval	$t_{REFI}$	—	3.9	μs	15)17)
Auto-Refresh to Active/Auto-Refresh command period	$t_{RFC}$	75	—	ns	16)
Precharge-All (4 banks) command period	$t_{RP}$	$t_{RP} + 1t_{CK}$	—	ns	—
Precharge-All (8 banks) command period	$t_{RP}$	$15 + 1t_{CK}$	—	ns	—
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK}$	13)
Read postamble	$t_{RPST}$	0.40	0.60	$t_{CK}$	13)
Active bank A to Active bank B command period	$t_{RRD}$	7.5	—	ns	13)17)
Active bank A to Active bank B command period	$t_{RRD}$	10	—	ns	15)21)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	—
Write preamble	$t_{WPRE}$	0.25	—	$t_{CK}$	—
Write postamble	$t_{WPST}$	0.40	0.60	$t_{CK}$	18)
Write recovery time for write without Auto-Precharge	$t_{WR}$	15	—	ns	—
Internal Write to Read command delay	$t_{WTR}$	7.5	—	ns	19)
Exit power down to any valid command (other than NOP or Deselect)	$t_{XARD}$	2	—	$t_{CK}$	20)
Exit active power-down mode to Read command (slow exit, lower power)	$t_{XARDS}$	6 – AL	—	$t_{CK}$	20)
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	$t_{CK}$	—
Exit Self-Refresh to non-Read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	—
Exit Self-Refresh to Read command	$t_{XSRD}$	200	—	$t_{CK}$	—
Write recovery time for write with Auto-Precharge	WR	$t_{WR}/t_{CK}$	—	$t_{CK}$	21)

1)  $V_{DDQ} = 1.8\text{ V} \pm 0.1\text{ V}$ ;  $V_{DD} = 1.8\text{ V} \pm 0.1\text{ V}$ . See notes <sup>4)5)6)7)</sup>

2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

3) Timings are guaranteed with  $CK/\overline{CK}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.

4) The  $CK / \overline{CK}$  input reference level (for timing reference to  $CK / \overline{CK}$ ) is the point at which  $CK$  and  $\overline{CK}$  cross. The  $DQS / \overline{DQS}$ ,  $RDQS / \overline{RDQS}$ , input reference level is the crosspoint when in differential strobe mode.

5) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes,  $CKE = 0.2 \times V_{DDQ}$  is recognized as low.

6) The output timing reference voltage level is  $V_{TT}$ .

7) For each of the terms, if not already an integer, round to the next highest integer.  $t_{CK}$  refers to the application clock period. WR refers to the WR parameter stored in the MR.

8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.

9) For timing definition, refer to the Component data sheet.

10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between  $DQS / \overline{DQS}$  and associated  $DQ$  in any given cycle.

11) MIN ( $t_{CL}$ ,  $t_{CH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for  $t_{CL}$  and  $t_{CH}$ ).



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

- 12) The  $t_{HZ}$ ,  $t_{RPST}$  and  $t_{LZ}$ ,  $t_{RPRE}$  parameters are referenced to a specific voltage level, which specify when the device output is no longer driving ( $t_{HZ}$ ,  $t_{RPST}$ ), or begins driving ( $t_{LZ}$ ,  $t_{RPRE}$ ).  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has been reduced to 3.9  $\mu$ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14)  $0\text{ }^{\circ}\text{C} \leq T_{CASE} \leq 85\text{ }^{\circ}\text{C}$
- 15)  $85\text{ }^{\circ}\text{C} < T_{CASE} \leq 95\text{ }^{\circ}\text{C}$
- 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 17) The  $t_{RRD}$  timing parameter depends on the page size of the DRAM organization. See **Table 4 “Ordering Information for RoHS compliant products” on Page 5**.
- 18) The maximum limit for the  $t_{WPST}$  parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) Minimum  $t_{WTR}$  is two clocks when operating the DDR2-SDRAM at frequencies  $\leq 200$  MHz.
- 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In “standard active power-down mode” (MR, A12 = “0”) a fast power-down exit timing  $t_{XARD}$  can be used. In “low active power-down mode” (MR, A12 = “1”) a slow power-down exit timing  $t_{XARDS}$  has to be satisfied.
- 21) WR must be programmed to fulfill the minimum requirement for the  $t_{WR}$  timing parameter, where  $WR_{MIN}[\text{cycles}] = t_{WR}(\text{ns})/t_{CK}(\text{ns})$  rounded up to the next integer value.  $t_{DAL} = WR + (t_{RP}/t_{CK})$ . For each of the terms, if not already an integer, round to the next highest integer.  $t_{CK}$  refers to the application clock period. WR refers to the WR parameter stored in the MRS.

**TABLE 41**  
**DRAM Component Timing Parameter by Speed Grade - DDR2-400**

Parameter	Symbol	DDR2–400		Unit	Note <sup>1)2)3)4)5)6)</sup>
		Min.	Max.		
DQ output access time from CK / $\overline{\text{CK}}$	$t_{AC}$	–600	+600	ps	—
CAS A to CAS B command period	$t_{CCD}$	2	—	$t_{CK}$	—
CK, $\overline{\text{CK}}$ high-level width	$t_{CH}$	0.45	0.55	$t_{CK}$	—
CKE minimum high and low pulse width	$t_{CKE}$	3	—	$t_{CK}$	—
CK, $\overline{\text{CK}}$ low-level width	$t_{CL}$	0.45	0.55	$t_{CK}$	—
Auto-Precharge write recovery + precharge time	$t_{DAL}$	$WR + t_{RP}$	—	$t_{CK}$	<sup>7)20)</sup>
Minimum time clocks remain ON after CKE asynchronously drops LOW	$t_{DELAY}$	$t_{IS} + t_{CK} + t_{IH}$	—	ns	<sup>8)</sup>
DQ and DM input hold time (differential data strobe)	$t_{DH}(\text{base})$	275	—	ps	<sup>9)</sup>
DQ and DM input hold time (single ended data strobe)	$t_{DH1}(\text{base})$	–25	—	ps	<sup>10)</sup>
DQ and DM input pulse width (each input)	$t_{DIPW}$	0.35	—	$t_{CK}$	—
DQS output access time from CK / $\overline{\text{CK}}$	$t_{DQSCK}$	–500	+500	ps	—
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	—	$t_{CK}$	—
DQS-DQ skew (for DQS & associated DQ signals)	$t_{DQSQ}$	—	350	ps	<sup>10)</sup>
Write command to 1st DQS latching transition	$t_{DQSS}$	– 0.25	+ 0.25	$t_{CK}$	—
DQ and DM input setup time (differential data strobe)	$t_{DS}(\text{base})$	150	—	ps	<sup>10)</sup>
DQ and DM input setup time (single ended data strobe)	$t_{DS1}(\text{base})$	–25	—	ps	<sup>10)</sup>





HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Parameter	Symbol	DDR2–400		Unit	Note <sup>1)2)3)4)5)6)</sup>
		Min.	Max.		
DQS falling edge hold time from CK (write cycle)	$t_{DSH}$	0.2	—	$t_{CK}$	—
DQS falling edge to CK setup time (write cycle)	$t_{DSS}$	0.2	—	$t_{CK}$	—
Clock half period	$t_{HP}$	MIN. ( $t_{CL}$ , $t_{CH}$ )			11)
Data-out high-impedance time from CK / $\overline{CK}$	$t_{HZ}$	—	$t_{AC.MAX}$	ps	12)
Address and control input hold time	$t_{IH}(base)$	475	—	ps	10)
Address and control input pulse width (each input)	$t_{IPW}$	0.6	—	$t_{CK}$	—
Address and control input setup time	$t_{IS}(base)$	350	—	ps	10)
DQ low-impedance time from CK / $\overline{CK}$	$t_{LZ}(DQ)$	$2 \times t_{AC.MIN}$	$t_{AC.MAX}$	ps	13)
DQS low-impedance from CK / $\overline{CK}$	$t_{LZ}(DQS)$	$t_{AC.MIN}$	$t_{AC.MAX}$	ps	13)
Mode register set command cycle time	$t_{MRD}$	2	—	$t_{CK}$	—
OCD drive mode output delay	$t_{OIT}$	0	12	ns	—
Data output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	—		—
Data hold skew factor	$t_{QHS}$	—	450	ps	—
Average periodic refresh Interval	$t_{REFI}$	—	7.8	μs	13)14)
Average periodic refresh Interval	$t_{REFI}$	—	3.9	μs	15)17)
Auto-Refresh to Active/Auto-Refresh command period	$t_{RFC}$	75	—	ns	16)
Precharge-All (4 banks) command period	$t_{RP}$	$t_{RP} + 1t_{CK}$	—	ns	—
Precharge-All (8 banks) command period	$t_{RP}$	$15 + 1t_{CK}$	—	ns	—
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK}$	13)
Read postamble	$t_{RPST}$	0.40	0.60	$t_{CK}$	13)
Active bank A to Active bank B command period	$t_{RRD}$	7.5	—	ns	13)17)
Active bank A to Active bank B command period	$t_{RRD}$	10	—	ns	15)21)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	—	ns	—
Write preamble	$t_{WPRE}$	0.25	—	$t_{CK}$	—
Write postamble	$t_{WPST}$	0.40	0.60	$t_{CK}$	18)
Write recovery time for write without Auto-Precharge	$t_{WR}$	15	—	ns	—
Internal Write to Read command delay	$t_{WTR}$	10	—	ns	19)
Exit power down to any valid command (other than NOP or Deselect)	$t_{XARD}$	2	—	$t_{CK}$	20)
Exit active power-down mode to Read command (slow exit, lower power)	$t_{XARDS}$	6 – AL	—	$t_{CK}$	20)
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	—	$t_{CK}$	—
Exit Self-Refresh to non-Read command	$t_{XSNR}$	$t_{RFC} + 10$	—	ns	—



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

Parameter	Symbol	DDR2–400		Unit	Note <sup>1)2)3)4)5)6)</sup>
		Min.	Max.		
Exit Self-Refresh to Read command	$t_{\text{XSRD}}$	200	—	$t_{\text{CK}}$	—
Write recovery time for write with Auto-Precharge	WR	$t_{\text{WR}}/t_{\text{CK}}$	—	$t_{\text{CK}}$	<sup>21)</sup>

- 1)  $V_{\text{DDQ}} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{\text{DD}} = 1.8 \text{ V} \pm 0.1 \text{ V}$ . See notes <sup>4)5)6)7)</sup>
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with  $\text{CK}/\overline{\text{CK}}$  differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The  $\text{CK} / \overline{\text{CK}}$  input reference level (for timing reference to  $\text{CK} / \overline{\text{CK}}$ ) is the point at which  $\text{CK}$  and  $\overline{\text{CK}}$  cross. The  $\text{DQS} / \overline{\text{DQS}}$ ,  $\text{RDQS} / \overline{\text{RDQS}}$ , input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until  $V_{\text{REF}}$  stabilizes. During the period before  $V_{\text{REF}}$  stabilizes,  $\text{CKE} = 0.2 \times V_{\text{DDQ}}$  is recognized as low.
- 6) The output timing reference voltage level is  $V_{\text{TT}}$ .
- 7) For each of the terms, if not already an integer, round to the next highest integer.  $t_{\text{CK}}$  refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 9) For timing definition, refer to the Component data sheet.
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between  $\text{DQS} / \overline{\text{DQS}}$  and associated DQ in any given cycle.
- 11) MIN ( $t_{\text{CL}}$ ,  $t_{\text{CH}}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for  $t_{\text{CL}}$  and  $t_{\text{CH}}$ ).
- 12) The  $t_{\text{HZ}}$ ,  $t_{\text{RPST}}$  and  $t_{\text{LZ}}$ ,  $t_{\text{RPRE}}$  parameters are referenced to a specific voltage level, which specify when the device output is no longer driving ( $t_{\text{HZ}}$ ,  $t_{\text{RPST}}$ ), or begins driving ( $t_{\text{LZ}}$ ,  $t_{\text{RPRE}}$ ).  $t_{\text{HZ}}$  and  $t_{\text{LZ}}$  transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 13) The Auto-Refresh command interval has been reduced to 3.9  $\mu\text{s}$  when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 14)  $0^\circ\text{C} \leq T_{\text{CASE}} \leq 85^\circ\text{C}$
- 15)  $85^\circ\text{C} < T_{\text{CASE}} \leq 95^\circ\text{C}$
- 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 17) The  $t_{\text{RRD}}$  timing parameter depends on the page size of the DRAM organization. See **Table 4 “Ordering Information for RoHS compliant products” on Page 5**.
- 18) The maximum limit for the  $t_{\text{WPST}}$  parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) Minimum  $t_{\text{WTR}}$  is two clocks when operating the DDR2-SDRAM at frequencies  $\leq 200 \text{ MHz}$ .
- 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In “standard active power-down mode” (MR, A12 = “0”) a fast power-down exit timing  $t_{\text{XARD}}$  can be used. In “low active power-down mode” (MR, A12 = “1”) a slow power-down exit timing  $t_{\text{XARDS}}$  has to be satisfied.
- 21) WR must be programmed to fulfill the minimum requirement for the  $t_{\text{WR}}$  timing parameter, where  $\text{WR}_{\text{MIN}}[\text{cycles}] = t_{\text{WR}}(\text{ns})/t_{\text{CK}}(\text{ns})$  rounded up to the next integer value.  $t_{\text{DAL}} = \text{WR} + (t_{\text{RP}}/t_{\text{CK}})$ . For each of the terms, if not already an integer, round to the next highest integer.  $t_{\text{CK}}$  refers to the application clock period. WR refers to the WR parameter stored in the MRS.



## 7.3 ODT AC Electrical Characteristics

This chapter contains the ODT AC electrical characteristics tables.

**TABLE 42**
**ODT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800**

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	$t_{CK}$	—
$t_{AON}$	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 0.7 \text{ ns}$	ns	1)
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	—
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	$t_{CK}$	—
$t_{AOF}$	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	2)
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	—
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	—	$t_{CK}$	—
$t_{AXPD}$	ODT Power Down Exit Latency	8	—	$t_{CK}$	—

- 1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from  $t_{AOND}$ .
- 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ .

**TABLE 43**
**ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400**

Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	$t_{CK}$	—
$t_{AON}$	ODT turn-on	$t_{AC.MIN}$	$t_{AC.MAX} + 1 \text{ ns}$	ns	1)
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	—
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	$t_{CK}$	—
$t_{AOF}$	ODT turn-off	$t_{AC.MIN}$	$t_{AC.MAX} + 0.6 \text{ ns}$	ns	2)
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{AC.MIN} + 2 \text{ ns}$	$2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	—
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	—	$t_{CK}$	—
$t_{AXPD}$	ODT Power Down Exit Latency	8	—	$t_{CK}$	—

- 1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from  $t_{AOND}$ .
- 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ .




256-Mbit DDR2 SDRAM

## 8 Package Dimensions

This chapter contains the Package Dimension tables.


**FIGURE 11**  
**Package Outline PG-TFBGA-60**





### FIGURE 12

#### Package Outline PG-TFBGA-84



HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

## 9 Product Nomenclature

For reference the Qimonda SDRAM component nomenclature is enclosed in this chapter.

**TABLE 44**  
Nomenclature Fields and Examples

Example for	Field Number										
	1	2	3	4	5	6	7	8	9	10	11
DDR2 DRAM	HYB	18	T	512	16		0	A	C	–3.7	—

**TABLE 45**  
DDR2 Memory Components

Field	Description	Values	Coding
1	QIMONDA Component Prefix	HYB	Constant
2	Interface Voltage [V]	18	SSTL_18
3	DRAM Technology	T	DDR2
4	Component Density [Mbit]	256	256 M
		512	512 M
		1G	1 Gb
5+6	Number of I/Os	40	×4
		80	×8
		160	×16
7	Product Variations	0 .. 9	look up table
8	Die Revision	A	First
		B	Second
		C	Third
9	Package, Lead-Free Status	C	FBGA, lead-containing
		F	FBGA, lead-free
10	Speed Grade	–1.9	DDR2–1066
		–2.5F	DDR2–800 5–5–5
		–2.5	DDR2–800 6–6–6
		–3	DDR2–667 4–4–4
		–3S	DDR2–667 5–5–5
		–3.7	DDR2–533 4–4–4
		–5	DDR2–400 3–3–3
11	N/A for Components	—	—

HYB18T256[40/80/16]0AF(L)–[2.5/25F/3/3S/3.7/5]  
256-Mbit DDR2 SDRAM

## List of Figures

Figure 1	Pin Configuration for ×4 components, PG-TFBGA-60 (top view) . . . . .	11
Figure 2	Pin Configuration for ×8 components, PG-TFBGA-60-24 . . . . .	12
Figure 3	Pin Configuration for ×16 components, PG-TFBGA-84-8 . . . . .	13
Figure 4	Single-ended AC Input Test Conditions Diagram . . . . .	28
Figure 5	Differential DC and AC Input and Output Logic Levels Diagram . . . . .	28
Figure 6	AC Overshoot / Undershoot Diagram for Address and Control Pins . . . . .	31
Figure 7	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins . . . . .	32
Figure 8	Method for calculating transitions and endpoint . . . . .	44
Figure 9	Differential input waveform timing - $t_{DS}$ and $t_{DS}$ . . . . .	44
Figure 10	Differential input waveform timing - $t_{IS}$ and $t_{IH}$ . . . . .	44
Figure 11	Package Outline PG-TFBGA-60 . . . . .	51
Figure 12	Package Outline PG-TFBGA-84 . . . . .	52



# List of Tables

Table 1	Performance tables for –2.5(F) . . . . .	3
Table 2	Performance table for –3(S) . . . . .	4
Table 3	High Performance for DDR2–400B and DDR2–533C . . . . .	4
Table 4	Ordering Information for RoHS compliant products . . . . .	5
Table 5	Pin Configuration of DDR2 SDRAM . . . . .	6
Table 6	Abbreviations for Pin Type . . . . .	10
Table 7	Abbreviations for Buffer Type . . . . .	10
Table 8	DDR2 Addressing . . . . .	14
Table 9	Mode Register Definition (BA[2:0] = 000B) . . . . .	15
Table 10	Extended Mode Register Definition (BA[2:0] = 001B) . . . . .	17
Table 11	EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010 <sub>B</sub> ) . . . . .	19
Table 12	EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010 <sub>B</sub> ) . . . . .	20
Table 13	ODT Truth Table . . . . .	21
Table 14	Burst Length and Sequence . . . . .	22
Table 15	Command Truth Table . . . . .	23
Table 16	Clock Enable (CKE) Truth Table for Synchronous Transitions . . . . .	24
Table 17	Data Mask (DM) Truth Table . . . . .	24
Table 18	Absolute Maximum Ratings . . . . .	25
Table 19	DRAM Component Operating Temperature Range . . . . .	25
Table 20	Recommended DC Operating Conditions (SSTL_18) . . . . .	26
Table 21	ODT DC Electrical Characteristics . . . . .	26
Table 22	Input and Output Leakage Currents . . . . .	26
Table 23	DC & AC Logic Input Levels . . . . .	27
Table 24	Single-ended AC Input Test Conditions . . . . .	27
Table 25	Differential DC and AC Input and Output Logic Levels . . . . .	28
Table 26	SSTL_18 Output DC Current Drive . . . . .	29
Table 27	SSTL_18 Output AC Test Conditions . . . . .	29
Table 28	OCD Default Characteristics . . . . .	30
Table 29	Input / Output Capacitance . . . . .	30
Table 30	AC Overshoot / Undershoot Specification for Address and Control Pins . . . . .	31
Table 31	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins . . . . .	32
Table 32	$I_{DD}$ Measurement Conditions . . . . .	33
Table 33	Definition for $I_{DD}$ . . . . .	34
Table 34	$I_{DD}$ Specification for HYB18T256xxxAF . . . . .	35
Table 35	Speed Grade Definition Speed Bins for DDR2–800 . . . . .	36
Table 36	Speed Grade Definition Speed Bins for DDR2–667 . . . . .	36
Table 37	Speed Grade Definition Speed Bins for DDR2–533 and DDR2–400 . . . . .	37
Table 38	DRAM Component Timing Parameter by Speed Grade - DDR2–800 . . . . .	38
Table 39	DRAM Component Timing Parameter by Speed Grade - DDR2–667 . . . . .	41
Table 40	DRAM Component Timing Parameter by Speed Grade - DDR2–533 . . . . .	45
Table 41	DRAM Component Timing Parameter by Speed Grade - DDR2–400 . . . . .	47
Table 42	ODT AC Characteristics and Operating Conditions for DDR2–667 & DDR2–800 . . . . .	50
Table 43	ODT AC Characteristics and Operating Conditions for DDR2–533 & DDR2–400 . . . . .	50
Table 44	Nomenclature Fields and Examples . . . . .	53
Table 45	DDR2 Memory Components . . . . .	53



# Table of Contents

<b>1</b>	<b>Overview</b>	<b>3</b>
1.1	Features	3
1.2	Description	4
1.3	Ordering Information	5
<b>2</b>	<b>Pin Configuration</b>	<b>6</b>
2.1	TFBGA Ball Out Diagrams	11
2.2	256 Mbit DDR2 Addressing	14
<b>3</b>	<b>Functional Description</b>	<b>15</b>
<b>4</b>	<b>Truth Tables</b>	<b>23</b>
<b>5</b>	<b>AC &amp; DC Operating Conditions</b>	<b>25</b>
5.1	Absolute Maximum Ratings	25
5.2	DC Characteristics	26
5.3	DC & AC Characteristics	27
5.4	Output Buffer Characteristics	29
5.5	Input / Output Capacitance	30
5.6	Overshoot and Undershoot Specification	31
<b>6</b>	<b>Measurement Specifications/ Conditions</b>	<b>33</b>
<b>7</b>	<b>Electrical Characteristics</b>	<b>36</b>
7.1	Speed Grade Definitions	36
7.2	AC Timing Parameters	38
7.3	ODT AC Electrical Characteristics	50
<b>8</b>	<b>Package Dimensions</b>	<b>51</b>
<b>9</b>	<b>Product Nomenclature</b>	<b>53</b>
	<b>List of Figures</b>	<b>54</b>
	<b>List of Tables</b>	<b>55</b>
	<b>Table of Contents</b>	<b>56</b>



**Edition 2007-01**  
**Published by Qimonda AG**  
**Gustav-Heinemann-Ring 212**  
**D-81739 München, Germany**  
**© Qimonda AG 2007.**  
**All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.